DSPIC30F6010A资料

来源：微智科技网

元器件交易网www.cecb2b.com

dsPIC30F2010

Data Sheet

High-Performance, 16-BitDigital Signal Controllers

元器件交易网www.cecb2b.com

Note the following details of the code protection feature on Microchip devices:•••

Microchip products meet the specification contained in their particular Microchip Data Sheet.

Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our

knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

Microchip is willing to work with the customer who is concerned about the integrity of their code.

Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

••

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of ourproducts. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such actsallow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding deviceapplications and the like is provided only for your convenienceand may be superseded by updates. It is your responsibility toensure that your application meets with your specifications.MICROCHIP MAKES NO REPRESENTATIONS ORWARRANTIES OF ANY KIND WHETHER EXPRESS ORIMPLIED, WRITTEN OR ORAL, STATUTORY OROTHERWISE, RELATED TO THE INFORMATION,INCLUDING BUT NOT LIMITED TO ITS CONDITION,QUALITY, PERFORMANCE, MERCHANTABILITY ORFITNESS FOR PURPOSE. Microchip disclaims all liabilityarising from this information and its use. Use of Microchipdevices in life support and/or safety applications is entirely atthe buyer’s risk, and the buyer agrees to defend, indemnify andhold harmless Microchip from any and all damages, claims,suits, or expenses resulting from such use. No licenses areconveyed, implicitly or otherwise, under any Microchipintellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PIC, PICSTART, PROMATE, PowerSmart, rfPIC and SmartShunt are

registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,

In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total

Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company’s quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog

products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

元器件交易网www.cecb2b.com

dsPIC30F2010

28-Pin dsPIC30F2010 Enhanced Flash

16-Bit Digital Signal Controller

Note: This data sheet summarizes features of this groupofdsPIC30F devices and is not intended to be a completereference source. For more information on the CPU,peripherals, register descriptions and general devicefunctionality, refer to the “dsPIC30F Family ReferenceManual” (DS70046). For more information on the deviceinstruction set and programming, refer to the “dsPIC30F/33F Programmer’s Reference Manual” (DS70157).

Peripheral Features:

•High current sink/source I/O pins: 25 mA/25 mA•Three 16-bit timers/counters; optionally pair up 16-bit timers into 32-bit timer modules•Four 16-bit capture input functions

•Two 16-bit compare/PWM output functions-Dual Compare mode available

•3-wire SPI modules (supports 4 Frame modes)•I2CTM module supports Multi-Master/Slave mode and 7-bit/10-bit addressing

•Addressable UART modules with FIFO buffers

High-Performance Modified RISC CPU:

•Modified Harvard architecture

•C compiler optimized instruction set architecture•83 base instructions with flexible addressing modes

•24-bit wide instructions, 16-bit wide data path•12 Kbytes on-chip Flash program space•512 bytes on-chip data RAM

•1 Kbyte nonvolatile data EEPROM •16 x 16-bit working register array•Up to 30 MIPs operation:

-DC to 40 MHz external clock input-4 MHz-10 MHz oscillator input with PLL active (4x, 8x, 16x)•27 interrupt sources

•Three external interrupt sources

•8 user-selectable priority levels for each interrupt•4 processor exceptions and software traps

Motor Control PWM Module Features:

•6 PWM output channels

-Complementary or Independent Output modes

-Edge and Center-Aligned modes•4 duty cycle generators

•Dedicated time base with 4 modes•Programmable output polarity

•Dead-time control for Complementary mode•Manual output control

•Trigger for synchronized A/D conversions

Quadrature Encoder Interface Module Features:

•••••••

Phase A, Phase B and Index Pulse input16-bit up/down position counter Count direction status

Position Measurement (x2 and x4) modeProgrammable digital noise filters on inputsAlternate 16-bit Timer/Counter mode

Interrupt on position counter rollover/underflow

DSP Engine Features:

•Modulo and Bit-Reversed modes

•Two 40-bit wide accumulators with optional saturation logic

•17-bit x 17-bit single-cycle hardware fractional/integer multiplier

•Single-cycle Multiply-Accumulate (MAC) operation

•40-stage Barrel Shifter•Dual data fetch

Analog Features:

•10-bit Analog-to-Digital Converter (ADC) with:-1 Msps (for 10-bit A/D) conversion rate-Six input channels

-Conversion available during Sleep and Idle•Programmable Brown-out Reset

元器件交易网www.cecb2b.com

dsPIC30F2010

Special Digital Signal Controller Features:

•Enhanced Flash program memory:-10,000 erase/write cycle (min.) for

industrial temperature range, 100K (typical)•Data EEPROM memory:

-100,000 erase/write cycle (min.) for

industrial temperature range, 1M (typical)•Self-reprogrammable under software control

•Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)

•Flexible Watchdog Timer (WDT) with on-chip low-power RC oscillator for reliable operation•Fail-Safe clock monitor operation

•Detects clock failure and switches to on-chip low-power RC oscillator

•Programmable code protection

•In-Circuit Serial Programming™ (ICSP™) programming capability

•Selectable Power Management modes -Sleep, Idle and Alternate Clock modes

CMOS Technology:

••••

Low-power, high-speed Flash technologyWide operating voltage range (2.5V to 5.5V)Industrial and Extended temperature rangesLow power consumption

dsPIC30F Motor Control and Power Conversion Family*

DevicedsPIC30F2010dsPIC30F3010dsPIC30F4012dsPIC30F3011dsPIC30F4011dsPIC30F5015dsPIC30F6010dsPIC30F6010A

Pins28282840/4440/448080

Program OutputMotor

SRAMEEPROMTimer InputA/D 10-bitQuad

Mem. Bytes/Comp/StdControl

BytesBytes16-bitCap1 MspsEnc

InstructionsPWMPWM12K/4K24K/8K48K/16K24K/8K48K/16K66K/22K144K/48K144K/48K

5121024204810242048204881928192

102410241024102410241024409096

35555555

44444488

22244488

6 ch6 ch6 ch6 ch6 ch8 ch8 ch8 ch

6 ch6 ch6 ch9 ch9 ch16 ch16 ch16 ch

YesYesYesYesYesYesYesYes

UARTI2CTM11122122

11111222

11111111

*This table provides a summary of the dsPIC30F2010 peripheral features. Other available devices in the dsPIC30F

Motor Control and Power Conversion Family are shown for feature comparison.

CAN––1–1122

SPI元器件交易网www.cecb2b.com

dsPIC30F2010

Pin Diagrams

28-Pin SDIP and SOIC

MCLR

EMUD3/AN0/VREF+/CN2/RB0EMUC3/AN1/VREF-/CN3/RB1AN2/SS1/LVDIN/CN4/RB2

AN3/INDX/CN5/RB3AN4/QEA/IC7/CN6/RB4AN5/QEB/IC8/CN7/RB5

VSS

OSC1/CLKI

OSC2/CLKO/RC15

EMUD1/SOSCI/T2CK/U1ATX/CN1//RC13EMUC1/SOSCO/T1CK/U1ARX/CN0/RC14

VDD

EMUD2/OC2/IC2/INT2/RD1123456710111213142827262524232221201918171615AVDDAVSS

PWM1L/RE0PWM1H/RE1PWM2L/RE2PWM2H/RE3PWM3L/RE4PWM3H/RE5VDDVSS

PGC/EMUC/U1RX/SDI1/SDA/RF2PGD/EMUD/U1TX/SDO1/SCL/RF3FLTA/INT0/SCK1/OCFA/RE8EMUC2/OC1/IC1/INT1/RD0

dsPIC30F201028-Pin QFN

AN2/SS1/LVDIN/CN4/RB2

AN3/INDX/CN5 RB3AN4/QEA/IC7/CN6/RB4AN5/QEB/IC8/CN7/RB5

VSS

OSC1/CLKI

OSC2/CLKO/RC15

EMUD1/SOSCI/T2CK/U1ATX/CN1/RC13EMUC1/SOSCO/T1CK/U1ARX/CN0/RC14VDDEMUD2/OC2/IC2/INT2/RD1EMUC2/OC1/IC1/INT1/RD0FLTA/INT0/SCK1/OCFA/RE8PGD/EMUD/U1TX/SDO1/SCL/RF310111213141234567

2827262524232221201918171615

EMUC3/AN1/VREF- /CN3/RB1EMUD3/AN0/VREF+/CN2/RB0MCLRAVDDAVSSPWM1L/RE0PWM1H/RE1dsPIC30F2010PWM2L/RE2PWM2H/RE3PWM3L/RE4PWM3H/RE5VDDVSS

PGC/EMUC/U1RX/SDI1/SDA/RF2

DS70118G-page 3

元器件交易网www.cecb2b.com

dsPIC30F2010

Table of Contents

1.0Device Overview..........................................................................................................................................................................52.0CPU Architecture Overview..........................................................................................................................................................93.0Memory Organization.................................................................................................................................................................194.0Address Generator Units............................................................................................................................................................315.0Interrupts....................................................................................................................................................................................376.0Flash Program Memory..............................................................................................................................................................437.0Data EEPROM Memory.............................................................................................................................................................498.0I/O Ports.....................................................................................................................................................................................539.0Timer1 Module...........................................................................................................................................................................5710.0Timer2/3 Module........................................................................................................................................................................6111.0Input Capture Module.................................................................................................................................................................6712.0Output Compare Module............................................................................................................................................................7113.0Quadrature Encoder Interface (QEI) Module.............................................................................................................................7514.0Motor Control PWM Module.......................................................................................................................................................8115.0SPI Module.................................................................................................................................................................................9116.0I2C Module.................................................................................................................................................................................9517.0Universal Asynchronous Receiver Transmitter (UART) Module..............................................................................................10318.010-bit High-Speed Analog-to-Digital Converter (ADC) Module................................................................................................11119.0System Integration...................................................................................................................................................................12320.0Instruction Set Summary..........................................................................................................................................................13721.0Development Support...............................................................................................................................................................14522.0Electrical Characteristics..........................................................................................................................................................14923.0Packaging Information..............................................................................................................................................................187The Microchip Web Site.....................................................................................................................................................................199Customer Change Notification Service..............................................................................................................................................199Customer Support..............................................................................................................................................................................199Reader Response..............................................................................................................................................................................200Product Identification System.............................................................................................................................................................201

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchipproducts. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined andenhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department viaE-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. Wewelcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for currentdevices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revisionof silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

•Microchip’s Worldwide Web site; http://www.microchip.com•Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you areusing.

Customer Notification System

元器件交易网www.cecb2b.com

dsPIC30F2010

1.0

DEVICE OVERVIEW

This document contains device specific information forthe dsPIC30F2010 device. The dsPIC30F devicescontain extensive Digital Signal Processor (DSP) func-tionality within a high-performance 16-bit microcontroller(MCU) architecture. Figure1-1 shows a device blockdiagram for the dsPIC30F2010 device.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 1-1:

dsPIC30F2010 BLOCK DIAGRAM

Y Data Bus

X Data Bus

16InterruptControllerPSV & TableData Access24Control Block

16 16 16Data LatchX Data RAM(256 bytes)AddressLatch16X RAGUX WAGU

16EMUD3/AN0/VREF+/CN2/RB0EMUC3/AN1/VREF-/CN3/RB1AN2/SS1/LVDIN/CN4/RB2AN3/INDX/CN5/RB3AN4/QEA/IC7/CN6/RB4AN5/QEB/IC8/CN7/RB5

PORTB

168 162424PCUPCH PCLProgram Counter

LoopStack

ControlControl

LogicLogic

Data Latch

Y Data RAM(256 bytes)AddressLatch

16 Y AGU

Address LatchProgram Memory(12 Kbytes)Data EEPROM(1 Kbyte)Data Latch

Effective Address

ROM Latch

24IR

16 1616 16 x 16W Reg Array1616EMUD1/SOSCI/T2CK/U1ATX/CN1/RC13EMUC1/SOSCO/T1CK/U1ARX/CN0/RC14OSC2/CLKO/RC15

PORTC

DecodeInstructionDecode &Control

Control Signals to Various BlocksOSC1/CLKI

TimingGeneration

DSP Engine

Power-upTimerOscillatorStart-up TimerPOR/BORReset

MCLRWatchdogTimer

Divide Unit

EMUC2/OC1/IC1/INT1/RD0EMUD2/OC2/IC2/INT2/RD1

ALU<16>PORTD

161610-bit ADC

InputCaptureModuleOutput

Compare Module

I2C™

SPI1TimersQEI

Motor Control

PWM

UART1

PORTE

PWM1L/RE0PWM1H/RE1PWM2L/RE2PWM2H/RE3PWM3L/RE4PWM3H/RE5

FLTA/INT0/SCK1/OCFA/RE8PGC/EMUC/U1RX/SDI1/SDA/RF2PGD/EMUD/U1TX/SDO1/SCL/RF3

PORTF

元器件交易网www.cecb2b.com

dsPIC30F2010

Table1-1 provides a brief description of device I/Opinouts and the functions that may be multiplexed to aport pin. Multiple functions may exist on one port pin.When multiplexing occurs, the peripheral module’sfunctional requirements may force an override of thedata direction of the port pin.

TABLE 1-1:

Pin NameAN0-AN5AVDDAVSSCLKICLKO

PINOUT I/O DESCRIPTIONS

Pin TypeIPPIO

Buffer TypeAnalogPP

Analog input channels.

Positive supply for analog module.Ground reference for analog module.

Description

ST/CMOSExternal clock source input. Always associated with OSC1 pin function.

—Oscillator crystal output. Connects to crystal or resonator in Crystal

Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.

STSTSTSTSTSTSTSTSTSTSTSTSTSTSTSTST——————STST—

Input change notification inputs.

Can be software programmed for internal weak pull-ups on all inputs.ICD Primary Communication Channel data input/output pin.ICD Primary Communication Channel clock input/output pin.ICD Secondary Communication Channel data input/output pin.ICD Secondary Communication Channel clock input/output pin.ICD Tertiary Communication Channel data input/output pin.ICD Tertiary Communication Channel clock input/output pin.ICD Quaternary Communication Channel data input/output pin.ICD Quaternary Communication Channel clock input/output pin.

Capture inputs. The dsPIC30F2010 has 4 capture inputs. The inputs are numbered for consistency with the inputs on larger device variants.Quadrature Encoder Index Pulse input.

Quadrature Encoder Phase A input in QEI mode.

Auxiliary Timer External Clock/Gate input in Timer mode.Quadrature Encoder Phase A input in QEI mode.

Auxiliary Timer External Clock/Gate input in Timer mode.External interrupt 0External interrupt 1External interrupt 2PWM Fault A inputPWM 1 Low output PWM 1 High outputPWM 2 Low outputPWM 2 High outputPWM 3 Low outputPWM 3 High output

Master Clear (Reset) input or programming voltage input. This pin is an active-low Reset to the device.

Compare Fault A input (for Compare channels 1, 2, 3 and 4).Compare outputs.

CN0-CN7EMUDEMUCEMUD1EMUC1EMUD2EMUC2EMUD3EMUC3IC1, IC2, IC7, IC8INDXQEAQEBINT0INT1INT2FLTAPWM1LPWM1HPWM2LPWM2HPWM3LPWM3HMCLROCFAOC1-OC2OSC1OSC2

II/OI/OI/OI/OI/OI/OI/OI/OIIIIIIIIOOOOOOI/PIOII/O

ST/CMOSOscillator crystal input. ST buffer when configured in RC mode; CMOS

otherwise.

—Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator

mode. Optionally functions as CLKO in RC and EC modes.

Legend:CMOS=CMOS compatible input or output Analog=Analog input

ST=Schmitt Trigger input with CMOS levels O=Output I=Input P=Power

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 1-1:

Pin NamePGDPGCRB0-RB5RC13-RC14RD0-RD1RE0-RE5, RE8RF2, RF3SCK1SDI1SDO1SS1SCLSDASOSCOSOSCIT1CKT2CKU1RXU1TXU1ARXU1ATXVDDVSSVREF+VREF-

PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin TypeI/OII/OI/OI/OI/OI/OI/OIOII/OI/OOIIIIOIOPPII

Buffer TypeSTSTSTSTSTSTSTSTST—STSTST

Description

In-Circuit Serial Programming™ data input/output pin.In-Circuit Serial Programming clock input pin.PORTB is a bidirectional I/O port.PORTC is a bidirectional I/O port.PORTD is a bidirectional I/O port.PORTE is a bidirectional I/O port.PORTF is a bidirectional I/O port.

Synchronous serial clock input/output for SPI #1.SPI #1 Data In.SPI #1 Data Out.

SPI #1 Slave Synchronization.

Synchronous serial clock input/output for I2C™.Synchronous serial data input/output for I2C.

—32 kHz low-power oscillator crystal output.

ST/CMOS32 kHz low-power oscillator crystal input. ST buffer when configured in RC

mode; CMOS otherwise.

STSTST—ST———AnalogAnalog

Timer1 external clock input.Timer2 external clock input.UART1 Receive.UART1 Transmit.

UART1 Alternate Receive.UART1 Alternate Transmit.

Positive supply for logic and I/O pins.Ground reference for logic and I/O pins.Analog Voltage Reference (High) input.Analog Voltage Reference (Low) input.

Legend:CMOS=CMOS compatible input or output Analog=Analog input

ST=Schmitt Trigger input with CMOS levels O=Output I=Input P=Power

元器件交易网www.cecb2b.com

dsPIC30F2010

2.0

CPU ARCHITECTURE OVERVIEW

•Linear indirect access of 32K word pages within program space is also possible using any working register, via table read and write instructions. Table read and write instructions can be used to access all 24 bits of an instruction word.Overhead-free circular buffers (Modulo Addressing)are supported in both X and Y address spaces. This isprimarily intended to remove the loop overhead forDSP algorithms.

The X AGU also supports Bit-Reversed Addressing ondestination effective addresses, to greatly simplify inputor output data reordering for radix-2 FFT algorithms.Refer to Section4.0 “Address Generator Units” fordetails on Modulo and Bit-Reversed Addressing.The core supports Inherent (no operand), Relative, Lit-eral, Memory Direct, Register Direct, Register Indirect,Register Offset and Literal Offset Addressing modes.Instructions are associated with predefined Addressingmodes, depending upon their functional requirements.For most instructions, the core is capable of executinga data (or program data) memory read, a working reg-ister (data) read, a data memory write and a program(instruction) memory read per instruction cycle. As aresult, 3-operand instructions are supported, allowingC=A + B operations to be executed in a single cycle.A DSP engine has been included to significantlyenhance the core arithmetic capability and throughput.It features a high-speed 17-bit by 17-bit multiplier, a40-bit ALU, two 40-bit saturating accumulators and a40-bit bidirectional barrel shifter. Data in the accumula-tor or any working register can be shifted up to 15 bitsright or 16 bits left in a single cycle. The DSP instruc-tions operate seamlessly with all other instructions andhave been designed for optimal real-time performance.The MAC class of instructions can concurrently fetchtwo data operands from memory, while multiplying twoW registers. To enable this concurrent fetching of dataoperands, the data space has been split for theseinstructions and linear for all others. This has beenachieved in a transparent and flexible manner, bydedicating certain working registers to each addressspace for the MAC class of instructions.

The core does not support a multi-stage instructionpipeline. However, a single stage instruction prefetchmechanism is used, which accesses and partiallydecodes instructions a cycle ahead of execution, inorder to maximize available execution time. Mostinstructions execute in a single cycle, with certainexceptions.

The core features a vectored exception processingstructure for traps and interrupts, with 62 independentvectors. The exceptions consist of up to 8 traps (ofwhich 4 are reserved) and 54 interrupts. Each interruptis prioritized based on a user-assigned priority between1 and 7 (1 being the lowest priority and 7 being thehighest) in conjunction with a predetermined ‘naturalorder’. Traps have fixed priorities, ranging from 8 to 15.

This document provides a summary of thedsPIC30F2010 CPU and peripheral function. For acomplete description of this functionality, please referto the“dsPIC30F Family Reference Manual”(DS70046).

2.1Core Overview

The core has a 24-bit instruction word. The ProgramCounter (PC) is 23 bits wide with the Least Significantbit (LSb) always clear (see Section3.1 “ProgramAddress Space”), and the Most Significant bit (MSb)is ignored during normal program execution, except forcertain specialized instructions. Thus, the PC canaddress up to 4M instruction words of user programspace. An instruction prefetch mechanism is used tohelp maintain throughput. Program loop constructs,free from loop count management overhead, are sup-ported using the DO and REPEAT instructions, both ofwhich are interruptible at any point.

The working register array consists of 16x16-bit regis-ters, each of which can act as data, address or offsetregisters. One working register (W15) operates as asoftware Stack Pointer for interrupts and calls.The data space is Kbytes (32K words) and is splitinto two blocks, referred to as X and Y data memory.Each block has its own independent Address Genera-tion Unit (AGU). Most instructions operate solelythrough the X memory AGU, which provides theappearance of a single unified data space. TheMultiply-Accumulate (MAC) class of dual source DSPinstructions operate through both the X and Y AGUs,splitting the data address space into two parts (seeSection3.2 “Data Address Space”). The X and Ydata space boundary is device specific and cannot bealtered by the user. Each data word consists of 2 bytes,and most instructions can address data either as wordsor bytes.

There are two methods of accessing data stored inprogram memory:

•The upper 32 Kbytes of data space memory can be mapped into the lower half (user space) of program space at any 16K program word boundary, defined by the 8-bit Program Space Visibility Page

(PSVPAG) register. This lets any instruction access program space as if it were data space, with a limi-tation that the access requires an additional cycle. Moreover, only the lower 16 bits of each instruction word can be accessed using this method.

元器件交易网www.cecb2b.com

dsPIC30F2010

2.2

Programmer’s Model

2.2.1

The programmer’s model is shown in Figure2-1 andconsists of 16x16-bit working registers (W0 throughW15), 2x40-bit accumulators (ACCA and ACCB),STATUS Register (SR), Data Table Page register(TBLPAG), Program Space Visibility Page register(PSVPAG), DO and REPEAT registers (DOSTART,DOEND, DCOUNT and RCOUNT) and ProgramCounter (PC). The working registers can act as data,address or offset registers. All registers are memorymapped. W0 acts as the W register for file registeraddressing.

Some of these registers have a shadow register asso-ciated with each of them, as shown in Figure2-1. Theshadow register is used as a temporary holding registerand can transfer its contents to or from its host registerupon the occurrence of an event. None of the shadowregisters are accessible directly. The following rulesapply for transfer of registers into and out of shadows.•PUSH.S and POP.S

W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.•DO instruction

DOSTART, DOEND, DCOUNT shadows are pushed on loop start, and popped on loop end.When a byte operation is performed on a working reg-ister, only the Least Significant Byte of the target regis-ter is affected. However, a benefit of memory mappedworking registers is that both the Least and Most Sig-nificant Bytes can be manipulated through byte widedata memory space accesses.

SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC® DSC devices contain a software stack.W15 is the dedicated software Stack Pointer (SP), andwill be automatically modified by exception processingand subroutine calls and returns. However, W15 can bereferenced by any instruction in the same manner as allother W registers. This simplifies the reading, writingand manipulation of the Stack Pointer (e.g., creatingstack frames).Note:

In order to protect against misalignedstack accesses, W15<0> is always clear.

W15 is initialized to 0x0800 during a Reset. The usermay reprogram the SP during initialization to anylocation within data space.

W14 has been dedicated as a Stack Frame Pointer asdefined by the LNK and ULNK instructions. However,W14 can be referenced by any instruction in the samemanner as all other W registers.

2.2.2STATUS REGISTER

The dsPIC DSC core has a 16-bit STATUS Register(SR), the LSB of which is referred to as the SR LowByte (SRL) and the MSB as the SR High Byte (SRH).See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation status flags(including the Z bit), as well as the CPU Interrupt Prior-ity Level status bits, IPL<2:0>, and the REPEAT activestatus bit, RA. During exception processing, SRL isconcatenated with the MSB of the PC to form a complete word value which is then stacked.

The upper byte of the STATUS register contains theDSP adder/subtracter status bits, the DO Loop Activebit (DA) and the Digit Carry (DC) status bit.

2.2.3PROGRAM COUNTER

The Program Counter is 23 bits wide. Bit 0 is alwaysclear. Therefore, the PC can address up to 4Minstruction words.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 2-1:

PROGRAMMER’S MODEL

D15

W0/WREG

W1W2W3W4

DSP OperandRegisters

W5W6W7W8

DSP AddressRegisters

W9W10W11

W12/DSP OffsetW13/DSP Write-BackW14/Frame PointerW15/Stack Pointer

Working Registers

DO Shadow

PUSH.S Shadow

Legend

SPLIM

AD39

DSP

Accumulators PC22

TABPAGTBLPAG7

PSVPAG

Program Space Visibility Page Address

RCOUNT

DCOUNT

DOSTART

DOEND

CORCON

OB SA SBOABSABDA

SRH DCIPL2IPL1IPL0RA N

SRL OV

Z 0 0 0 0

Data Table Page Address

ACCAACCB

PC00

AD31

Stack Pointer Limit RegisterAD15

AD0

Program Counter

REPEAT Loop Counter

DO Loop Counter

DO Loop Start Address

DO Loop End Address

Core Configuration Register

CSTATUS Register

元器件交易网www.cecb2b.com

dsPIC30F2010

2.3

Divide Support

The dsPIC DSC devices feature a 16/16-bit signedfractional divide operation, as well as 32/16-bit and 16/16-bit signed and unsigned integer divide operations, inthe form of single instruction iterative divides. The fol-lowing instructions and data sizes are supported:1.2.3.4.5.

DIVF – 16/16 signed fractional divideDIV.sd – 32/16 signed divideDIV.ud – 32/16 unsigned divideDIV.sw – 16/16 signed divideDIV.uw – 16/16 unsigned divide

The divide instructions must be executed within aREPEAT loop. Any other form of execution (e.g. a seriesof discrete divide instructions) will not function correctlybecause the instruction flow depends on RCOUNT.The divide instruction does not automatically set up theRCOUNT value, and it must, therefore, be explicitlyand correctly specified in the REPEAT instruction, asshown in Table2-1 (REPEAT will execute the targetinstruction {operand value + 1} times). The REPEATloop count must be set up for 18 iterations of the DIV/DIVF instruction. Thus, a complete divide operationrequires 19 cycles.Note:

The Divide flow is interruptible. However,the user needs to save the context asappropriate.

The 16/16 divides are similar to the 32/16 (same numberof iterations), but the dividend is either zero-extended orsign-extended during the first iteration.

TABLE 2-1:

DIVFDIV.sdDIV.ud

DIVIDE INSTRUCTIONS

Instruction

Function

Signed fractional divide: Wm/Wn → W0; Rem → W1Signed divide: (Wm + 1:Wm)/Wn → W0; Rem → W1Unsigned divide: (Wm + 1:Wm)/Wn → W0; Rem → W1Signed divide: Wm/Wn → W0; Rem → W1Unsigned divide: Wm/Wn → W0; Rem → W1

DIV.sw (or DIV.s)DIV.uw (or DIV.u)

元器件交易网www.cecb2b.com

dsPIC30F2010

2.4

DSP Engine

The DSP engine consists of a high-speed 17-bit x17-bit multiplier, a barrel shifter, and a 40-bit adder/sub-tracter (with two target accumulators, round andsaturation logic).

The DSP engine also has the capability to perform inher-ent accumulator-to-accumulator operations, whichrequire no additional data. These instructions are ADD,SUB and NEG.

The DSP engine has various options selected throughvarious bits in the CPU Core Configuration Register(CORCON), as listed below:1.2.3.4.5.6.7.

Fractional or integer DSP multiply (IF).Signed or unsigned DSP multiply (US).

Conventional or convergent rounding (RND).Automatic saturation on/off for ACCA (SATA).Automatic saturation on/off for ACCB (SATB).Automatic saturation on/off for writes to datamemory (SATDW).

Accumulator Saturation mode selection(ACCSAT).Note:

For CORCON layout, see Table3-3.

A block diagram of the DSP engine is shown inFigure2-2.

TABLE 2-2:

CLREDEDACMACMACMOVSACMPYMPY.NMSC

DSP INSTRUCTION SUMMARY

Algebraic OperationA = 0A = (x – y)2A = A + (x – y)2A = A + (x * y)A = A + x2No change in AA = x * yA = – x * yA = A – x * y

ACC WB?

YesNoNoYesNoYesNoNoYes

Instruction

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 2-2:

DSP ENGINE BLOCK DIAGRAM

Carry/Borrow OutCarry/Borrow In

40-bit Accumulator A40-bit Accumulator B

SaturateAdder

Negate40

40Roundt16uLogicr

ate

4040BarrelShifter

Sign-Extend

Y Data Bus32

Zero Backfill

17-bit

Multiplier/Scaler1616To/From W Array

X Data Bus元器件交易网www.cecb2b.com

dsPIC30F2010

2.4.1

MULTIPLIER

2.4.2.1

The 17x17-bit multiplier is capable of signed orunsigned operation and can multiplex its output using ascaler to support either 1.31 fractional (Q31) or 32-bitinteger results. Unsigned operands are zero-extendedinto the 17th bit of the multiplier input value. Signedoperands are sign-extended into the 17th bit of the mul-tiplier input value. The output of the 17x17-bit multiplier/scaler is a 33-bit value, which is sign-extended to 40bits. Integer data is inherently represented as a signedtwo’s complement value, where the MSB is defined asa sign bit. Generally speaking, the range of an N-bittwo’s complement integer is -2N-1 to 2N-1 – 1. For a 16-bit integer, the data range is -32768 (0x8000) to 32767(0x7FFF), including 0. For a 32-bit integer, the datarange is -2,147,483,8 (0x80000000) to2,147,483,5 (0x7FFF FFFF).

When the multiplier is configured for fractional multipli-cation, the data is represented as a two’s complementfraction, where the MSB is defined as a sign bit and theradix point is implied to lie just after the sign bit (QX for-mat). The range of an N-bit two’s complement fractionwith this implied radix point is -1.0 to (1-21-N). For a16-bit fraction, the Q15 data range is -1.0 (0x8000) to0.999969482 (0x7FFF), including ‘0’ and has a preci-sion of 3.01518x10-5. In Fractional mode, a 16x16 mul-tiply operation generates a 1.31 product, which has aprecision of 4.65661x10-10.

The same multiplier is used to support the MCU multi-ply instructions, which include integer 16-bit signed,unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte orword-sized operands. Byte operands will direct a 16-bitresult, and word operands will direct a 32-bit result tothe specified register(s) in the W array.

Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optionalzero input into one side and either true or complementdata into the other input. In the case of addition, thecarry/borrow input is active high and the other input istrue data (not complemented), whereas in the case ofsubtraction, the carry/borrow input is active low and theother input is complemented. The adder/subtractergenerates overflow status bits SA/SB and OA/OB,which are latched and reflected in the STATUS Register.

•Overflow from bit 39: this is a catastrophic

overflow in which the sign of the accumulator is destroyed.

•Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.The adder has an additional saturation block whichcontrols accumulator data saturation, if selected. Ituses the result of the adder, the overflow status bitsdescribed above, and the SATA/B (CORCON<7:6>)and ACCSAT (CORCON<4>) mode control bits todetermine when and to what value to saturate.Six STATUS register bits have been provided to support saturation and overflow; they are:1.2.3.

OA:

ACCA overflowed into guard bits OB:

ACCB overflowed into guard bitsSA:

ACCA saturated (bit 31 overflow and saturation)or

ACCA overflowed into guard bits and saturated(bit 39 overflow and saturation)SB:

ACCB saturated (bit 31 overflow and saturation)or

ACCB overflowed into guard bits and saturated(bit 39 overflow and saturation)OAB:

Logical OR of OA and OBSAB:

Logical OR of SA and SB

2.4.2

DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/sub-tracter with automatic sign extension logic. It can selectone of two accumulators (A or B) as its pre-accumulation source and post-accumulation destina-tion. For the ADD and LAC instructions, the data to beaccumulated or loaded can be optionally scaled via thebarrel shifter, prior to accumulation.

5.6.

The OA and OB bits are modified each time datapasses through the adder/subtracter. When set, theyindicate that the most recent operation has overflowedinto the accumulator guard bits (bits 32 through 39).The OA and OB bits can also optionally generate anarithmetic warning trap when set and the correspond-ing overflow trap flag enable bit (OVATE, OVBTE) inthe INTCON1 register (refer to Section5.0 “Inter-rupts”) is set. This allows the user to take immediateaction, for example, to correct system gain.

元器件交易网www.cecb2b.com

dsPIC30F2010

The SA and SB bits are modified each time data passesthrough the adder/subtracter, but can only be cleared bythe user. When set, they indicate that the accumulatorhas overflowed its maximum range (bit 31 for 32-bit sat-uration, or bit 39 for 40-bit saturation) and will be satu-rated (if saturation is enabled). When saturation is notenabled, SA and SB default to bit 39 overflow and thusindicate that a catastrophic overflow has occurred. If theCOVTE bit in the INTCON1 register is set, SA and SBbits will generate an arithmetic warning trap when saturation is disabled.

The overflow and saturation status bits can optionallybe viewed in the Status Register (SR) as the logical ORof OA and OB (in bit OAB), and the logical OR of SAand SB (in bit SAB). This allows programmers to checkone bit in the STATUS register to determine if eitheraccumulator has overflowed, or one bit to determine ifeither accumulator has saturated. This would be usefulfor complex number arithmetic which typically usesboth the accumulators.

The device supports three Saturation and Overflowmodes.1.

Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, thesaturation logic loads the maximally positive 9.31(0x7FFFFFFFFF) or maximally negative 9.31value (0x8000000000) into the target accumula-tor. The SA or SB bit is set and remains set untilcleared by the user. This is referred to as ‘supersaturation’ and provides protection against erro-neous data or unexpected algorithm problems(e.g., gain calculations).

Bit 31 Overflow and Saturation:

When bit 31 overflow and saturation occurs, thesaturation logic then loads the maximally positive1.31 value (0x007FFFFFFF) or maximally nega-tive 1.31 value (0x0080000000) into the targetaccumulator. The SA or SB bit is set and remainsset until cleared by the user. When this Saturationmode is in effect, the guard bits are not used (sothe OA, OB or OAB bits are never set).Bit 39 Catastrophic Overflow

The bit 39 overflow status bit from the adder isused to set the SA or SB bit, which remain setuntil cleared by the user. No saturation operationis performed and the accumulator is allowed tooverflow (destroying its sign). If the COVTE bit inthe INTCON1 register is set, a catastrophicoverflow can initiate a trap exception.

2.4.2.2Accumulator ‘Write-Back’

The MAC class of instructions (with the exception ofMPY, MPY.N, ED and EDAC) can optionally write arounded version of the high word (bits 31 through 16)of the accumulator that is not targeted by the instructioninto data space memory. The write is performed acrossthe X bus into combined X and Y address space. Thefollowing addressing modes are supported:1.

W13, Register Direct:

The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.

[W13]+=2, Register Indirect with Post-Increment:The rounded contents of the non-target accumu-lator are written into the address pointed to byW13 as a 1.15 fraction. W13 is thenincremented by 2 (for a word write).

2.4.2.3Round Logic

The round logic is a combinational block, which per-forms a conventional (biased) or convergent (unbiased)round function during an accumulator write (store). TheRound mode is determined by the state of the RND bitin the CORCON register. It generates a 16-bit, 1.15 datavalue which is passed to the data space write saturationlogic. If rounding is not indicated by the instruction, atruncated 1.15 data value is stored and the least significant word (lsw) is simply discarded.

Conventional rounding takes bit 15 of the accumulator,zero-extends it and adds it to the ACCxH word (bits 16through 31 of the accumulator). If the ACCxL word (bits0 through 15 of the accumulator) is between 0x8000and 0xFFFF (0x8000 included), ACCxH is incre-mented. If ACCxL is between 0x0000 and 0x7FFF,ACCxH is left unchanged. A consequence of thisalgorithm is that over a succession of random roundingoperations, the value will tend to be biased slightlypositive.

Convergent (or unbiased) rounding operates in thesame manner as conventional rounding, except whenACCxL equals 0x8000. If this is the case, the Least Sig-nificant bit (bit 16 of the accumulator) of ACCxH isexamined. If it is ‘1’, ACCxH is incremented. If it is ‘0’,ACCxH is not modified. Assuming that bit 16 is effec-tively random in nature, this scheme will remove anyrounding bias that may accumulate.

The SAC and SAC.R instructions store either a trun-cated (SAC) or rounded (SAC.R) version of the contentsof the target accumulator to data memory, via the X bus(subject to data saturation, see Section2.4.2.4 “DataSpace Write Saturation”). Note that for the MAC classof instructions, the accumulator write-back operationwill function in the same manner, addressing combinedMCU (X and Y) data space though the X bus. For thisclass of instructions, the data is always subject torounding.

元器件交易网www.cecb2b.com

dsPIC30F2010

2.4.2.4

Data Space Write Saturation

2.4.3

BARREL SHIFTER

In addition to adder/subtracter saturation, writes to dataspace may also be saturated, but without affecting thecontents of the source accumulator. The data spacewrite saturation logic block accepts a 16-bit, 1.15 frac-tional value from the round logic block as its input,together with overflow status from the original source(accumulator) and the 16-bit round adder. These arecombined and used to select the appropriate 1.15 frac-tional value as output to write to data space memory.If the SATDW bit in the CORCON register is set, data(after rounding or truncation) is tested for overflow andadjusted accordingly. For input data greater than0x007FFF, data written to memory is forced to the max-imum positive 1.15 value, 0x7FFF. For input data lessthan 0xFF8000, data written to memory is forced to themaximum negative 1.15 value, 0x8000. The Most Sig-nificant bit of the source (bit 39) is used to determinethe sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, theinput data is always passed through unmodified underall conditions.

The barrel shifter is capable of performing up to 15-bitarithmetic or logic right shifts, or up to 16-bit left shiftsin a single cycle. The source can be either of the twoDSP accumulators or the X bus (to support multi-bitshifts of register or memory data).

The shifter requires a signed binary value to determineboth the magnitude (number of bits) and direction of theshift operation. A positive value will shift the operandright. A negative value will shift the operand left. Avalue of 0 will not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a40-bit result for DSP shift operations and a 16-bit resultfor MCU shift operations. Data from the X bus is pre-sented to the barrel shifter between bit positions 16 to31 for right shifts, and bit positions 0 to 15 for left shifts.

元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

元器件交易网www.cecb2b.com

dsPIC30F2010

3.0

MEMORY ORGANIZATION

FIGURE 3-1:

Note: This data sheet summarizes features of thisgroup ofdsPIC30F devices and is not intended to bea complete reference source. For more informationon the CPU, peripherals, register descriptions andgeneral device functionality, refer to the “dsPIC30FFamily Reference Manual” (DS70046). For moreinformation on the device instruction set and pro-gramming, refer to the “dsPIC30F/33F

Programmer’s Reference Manual” (DS70157).

PROGRAM SPACE MEMORY MAP FOR dsPIC30F2010

Reset - GOTO InstructionReset - Target AddressReservedExt. Osc. Fail TrapAddress Error TrapStack Error TrapArithmetic Warn. TrapReservedReservedReservedVector 0Vector 1000000000002000004

Vector Tables000014

3.1Program Address Space

Vector 52Vector 53User MemorySpaceAlternate Vector TableUser FlashProgram Memory(4K instructions)

Reserved(Read 0’s)Data EEPROM(1 Kbyte)

001FFE0020007FFBFE7FFC007FFFFE80000000007E0000800000FE000100

The program address space is 4M instruction words. Itis addressable by a 24-bit value from either the 23-bitPC, table instruction Effective Address (EA), or dataspace EA, when program space is mapped into dataspace, as defined by Table3-1. Note that the programspace address is incremented by two between succes-sive program words, in order to provide compatibilitywith data space addressing.

User program space access is restricted to the lower4M instruction word address range (0x000000 to0x7FFFFE), for all accesses other than TBLRD/TBLWT,which use TBLPAG<7> to determine user or configura-tion space access. In Table3-1, Read/Write instruc-tions, bit23 allows access to the Device ID, the User IDand the Configuration bits. Otherwise, bit 23 is alwaysclear.Note:

The address map shown in Figure3-1 isconceptual, and the actual memory con-figuration may vary across individualdevices depending on available memory.

Reserved

Configuration MemorySpaceUNITID (32 instr.)

ReservedDevice Configuration

Registers

8005BE8005C08005FE800600F7FFFEF80000F8000EF80010

Reserved

DEVID (2)

FEFFFEFF0000FFFFFE

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 3-1:

PROGRAM SPACE ADDRESS CONSTRUCTION

AccessSpace

UserUser

(TBLPAG<7> = 0)Configuration (TBLPAG<7> = 1)User

<23>0

TBLPAG<7:0>TBLPAG<7:0>0

PSVPAG<7:0>

Program Space Address<22:16><15><14:1>

PC<22:1>

Data EA <15:0>Data EA <15:0>

Data EA <14:0>

<0>0

Access TypeInstruction Access

TBLRD/TBLWTTBLRD/TBLWT

Program Space Visibility

FIGURE 3-2:DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

23 bits

UsingProgramCounter

Program Counter

Select

UsingProgramSpaceVisibility

1EA

0PSVPAG Reg

8 bits

15 bits

UsingTable

Instruction

1/0

TBLPAG Reg

8 bits

16 bits

User/

Configuration Space Select

24-bit EA

ByteSelect

Note: Program Space Visibility cannot be used to access bits <23:16> of a word in program memory.

元器件交易网www.cecb2b.com

dsPIC30F2010

3.1.1

DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

A set of Table Instructions are provided to move byte orword-sized data to and from program space. 1.

TBLRDL: Table Read Low

Word: Read the least significant word of the program address;

P<15:0> maps to D<15:0>.

Byte: Read one of the LSBs of the program address;

P<7:0> maps to the destination byte when byteselect = 0;

P<15:8> maps to the destination byte when byteselect = 1.

TBLWTL: Table Write Low (refer to Section6.0“Flash Program Memory” for details on FlashProgramming).

TBLRDH: Table Read High

Word: Read the most significant word of the program address;

P<23:16> maps to D<7:0>; D<15:8> always be = 0.

Byte: Read one of the MSBs of the program address;

P<23:16> maps to the destination byte whenbyte select = 0;

The destination byte will always be = 0 whenbyte select = 1.

TBLWTH: Table Write High (refer to Section6.0“Flash Program Memory” for details on FlashProgramming).

This architecture fetches 24-bit wide program memory.Consequently, instructions are always aligned. How-ever, as the architecture is modified Harvard, data canalso be present in program space.

There are two methods by which program space canbe accessed: via special table instructions, or throughthe remapping of a 16K word program space page intothe upper half of data space (see Section3.1.2 “DataAccess from Program Memory Using ProgramSpace Visibility”). The TBLRDL and TBLWTL instruc-tions offer a direct method of reading or writing the lswof any address within program space, without goingthrough data space. The TBLRDH and TBLWTH instruc-tions are the only method whereby the upper 8 bits of aprogram space word can be accessed as data.The PC is incremented by two for each successive24-bit program word. This allows program memoryaddresses to directly map to data space addresses.Program memory can thus be regarded as two 16-bitword wide address spaces, residing side by side, eachwith the same address range. TBLRDL and TBLWTLaccess the space which contains the least significantdata word, and TBLRDH and TBLWTH access the spacewhich contains the Most Significant data Byte. Figure3-2 shows how the EA is created for table oper-ations and data space accesses (PSV = 1). Here,P<23:0> refers to a program space word, whereasD<15:0> refers to a data space word.

FIGURE 3-3:PROGRAM DATA TABLE ACCESS (LEAST SIGNIFICANT WORD)PC Address0x0000000x0000020x0000040x00000600000000000000000000000000000000231680Program Memory‘Phantom’ Byte(Read as ‘0’).TBLRDL.WTBLRDL.B (Wn<0> = 0)TBLRDL.B (Wn<0> = 1)© 2006 Microchip Technology Inc.DS70118G-page 21

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 3-4:

PROGRAM DATA TABLE ACCESS (MOST SIGNIFICANT BYTE)

TBLRDH.W

PC Address0x0000000x0000020x0000040x000006

00000000000000000000000000000000TBLRDH.B (Wn<0> = 0)

Program Memory‘Phantom’ Byte(Read as ‘0’)

231680

TBLRDH.B (Wn<0> = 1)

3.1.2

DATA ACCESS FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally bemapped into any 16K word program space page. Thisprovides transparent access of stored constant datafrom X data space, without the need to use specialinstructions (i.e., TBLRDL/H, TBLWTL/H instructions). Program space access through the data space occursif the MSb of the data space EA is set and programspace visibility is enabled, by setting the PSV bit in theCore Control register (CORCON). The functions ofCORCON are discussed in Section2.4 “DSPEngine”, DSP Engine.

Data accesses to this area add an additional cycle tothe instruction being executed, since two programmemory fetches are required.

Note that the upper half of addressable data space isalways part of the X data space. Therefore, when aDSP operation uses program space mapping to accessthis memory region, Y data space should typically con-tain state (variable) data for DSP operations, whereasX data space should typically contain coefficient(constant) data.

Although each data space address, 0x8000 and higher,maps directly into a corresponding program memoryaddress (see Figure3-5), only the lower 16-bits of the24-bit program word are used to contain the data. Theupper 8 bits should be programmed to force an illegalinstruction to maintain machine robustness. Refer tothe “dsPIC30F/33F Programmer’s Reference Manual”(DS70157) for details on instruction encoding.

Note that by incrementing the PC by 2 for each pro-gram memory word, the Least Significant 15 bits ofdata space addresses directly map to the Least Signif-icant 15 bits in the corresponding program spaceaddresses. The remaining bits are provided by the Pro-gram Space Visibility Page register, PSVPAG<7:0>, asshown in Figure3-5.Note:

PSV access is temporarily disabled duringtable reads/writes.

For instructions that use PSV which are executedoutside a REPEAT loop:

•The following instructions will require one instruc-tion cycle in addition to the specified execution time:

-MAC class of instructions with data operand prefetch

-MOV instructions-MOV.D instructions

•All other instructions will require two instruction cycles in addition to the specified execution time of the instruction.For instructions that use PSV which are executedinside a REPEAT loop:

•The following instances will require two instruction cycles in addition to the specified execution time of the instruction:

-Execution in the first iteration-Execution in the last iteration

-Execution prior to exiting the loop due to an interrupt

-Execution upon re-entering the loop after an interrupt is serviced

•Any other iteration of the REPEAT loop will allow the instruction, accessing data using PSV, to execute in a single cycle.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 3-5:

DATA SPACE WINDOW INTO PROGRAM SPACE OPERATION

Data Space

0x0000

15PSVPAG(1)0x008

Program Space

0x100100

EA<15> = 0DataSpaceEA

1615EA<15> = 1

0x8000

Address

Concatenation 152323

0x001200

Upper half of Data

Space is mapped into Program Space

0xFFFF

0x001FFE

BSETMOVMOVMOVCORCON,#2#0x00, W0W0, PSVPAG0x9200, W0

; PSV bit set

; Set PSVPAG register

; Access program memory location; using a data space access

Data Read

Note: PSVPAG is an 8-bit register, containing bits <22:15> of the program space address

(i.e., it defines the page in program space to which the upper half of data space is being mapped).

3.2Data Address Space

The core has two data spaces. The data spaces can beconsidered either separate (for some DSP instruc-tions), or as one unified linear address range (for MCUinstructions). The data spaces are accessed using twoAddress Generation Units (AGUs) and separate datapaths.

3.2.1DATA SPACE MEMORY MAP

The data space memory is split into two blocks, X andY data space. A key element of this architecture is thatY space is a subset of X space, and is fully containedwithin X space. In order to provide an apparent linearaddressing space, X and Y spaces have contiguousaddresses.

When executing any instruction other than one of theMAC class of instructions, the X block consists of the256 byte data address space (including all Yaddresses). When executing one of the MAC class ofinstructions, the X block consists of the 256 bytes dataaddress space excluding the Y address block (for datareads only). In other words, all other instructions regardthe entire data memory as one composite addressspace. The MAC class instructions extract the Yaddress space from data space and address it usingEAs sourced from W10 and W11. The remaining X dataspace is addressed using W8 and W9. Both addressspaces are concurrently accessed only with the MACclass instructions.

A data space memory map is shown in Figure3-6.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 3-6:

DATA SPACE MEMORY MAP

MSBAddress

MSB

SFR Space(Note)

0x00010x07FF0x0801

X Data RAM (X)256 bytes

512 bytesSRAM Space

0x08FF0x0901

Y Data RAM (Y)256 bytes

0x09FF

(Note)

0x8001

0x80000x0A000x08FE0x0900

SFR Space

LSBAddress

LSB

0x00000x07FE0x0800

2560 bytesNearDataSpace

16 bits

X Data

Unimplemented (X)

OptionallyMapped

into ProgramMemory

0xFFFF

0xFFFE

Note:Unimplemented SFR or SRAM locations read as ‘0’.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 3-7:

DATA SPACE FOR MCU AND DSP (MAC CLASS) INSTRUCTIONS

UNUSED

X SPACE(Y SPACE)

Y SPACEUNUSED

UNUSED

Non-MAC Class Ops (Read/Write)

MAC Class Ops (Write)

Indirect EA using any W

MAC Class Ops Read-Only

Indirect EA using W8, W9Indirect EA using W10, W11

X SPACEX SPACESFR SPACE

SFR SPACE

元器件交易网www.cecb2b.com

dsPIC30F2010

3.2.2

DATA SPACES

3.2.3

DATA SPACE WIDTH

The X data space is used by all instructions and sup-ports all addressing modes. There are separate readand write data buses. The X read data bus is the returndata path for all instructions that view data space ascombined X and Y address space. It is also the Xaddress space data path for the dual operand readinstructions (MAC class). The X write data bus is theonly write path to data space for all instructions.The X data space also supports Modulo Addressing forall instructions, subject to addressing mode restric-tions. Bit-Reversed addressing is only supported forwrites to X data space.

The Y data space is used in concert with the X dataspace by the MAC class of instructions (CLR, ED,EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to pro-vide two concurrent data read paths. No writes occuracross the Y bus. This class of instructions dedicatestwo W register pointers, W10 and W11, to alwaysaddress Y data space, independent of X data space,whereas W8 and W9 always address X data space.Note that during accumulator write-back, the dataaddress space is considered a combination of X and Ydata spaces, so the write occurs across the X bus.Consequently, the write can be to any address in theentire data space.

The Y data space can only be used for the dataprefetch operation associated with the MAC class ofinstructions. It also supports Modulo Addressing forautomated circular buffers. Of course, all other instruc-tions can access the Y data address space through theX data path, as part of the composite linear space.The boundary between the X and Y data spaces isdefined as shown in Figure3-6 and is not user pro-grammable. Should an EA point to data outside its ownassigned address space, or to a location outside phys-ical memory, an all-zero word/byte will be returned. Forexample, although Y address space is visible by allnon-MAC instructions using any Addressing mode, anattempt by a MAC instruction to fetch data from thatspace, using W8 or W9 (X space pointers), will return0x0000.

The core data width is 16 bits. All internal registers areorganized as 16-bit wide words. Data space memory isorganized in byte addressable, 16-bit wide blocks.

3.2.4DATA ALIGNMENT

To help maintain backward compatibility with PIC®MCU devices and improve data space memory usageefficiency, the dsPIC30F instruction set supports bothword and byte operations. Data is aligned in data mem-ory and registers as words, but all data space EAsresolve to bytes. Data byte reads will read the completeword, which contains the byte, using the LSb of any EAto determine which byte to select. The selected byte isplaced onto the LSB of the X data path (no byteaccesses are possible from the Y data path as the MACclass of instruction can only fetch words). That is, datamemory and registers are organized as two parallelbyte wide entities with shared (word) address decode,but separate write lines. Data byte writes only write tothe corresponding side of the array or register whichmatches the byte address.

As a consequence of this byte accessibility, all effectiveaddress calculations (including those generated by theDSP operations, which are restricted to word-sizeddata) are internally scaled to step through word-alignedmemory. For example, the core would recognize thatPost-Modified Register Indirect Addressing mode, [Ws ++], will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

All word accesses must be aligned to an even address.Misaligned word data fetches are not supported, socare must be taken when mixing byte and word opera-tions, or translating from 8-bit MCU code. Should a mis-aligned read or write be attempted, an address errortrap will be generated. If the error occurred on a read,the instruction underway is completed, whereas if itoccurred on a write, the instruction will be executed butthe write will not occur. In either case, a trap will thenbe executed, allowing the system and/or user to exam-ine the machine state prior to execution of the addressfault.

TABLE 3-2:

EFFECT OF INVALID MEMORY ACCESSES

Data Returned

0x00000x00000x0000

FIGURE 3-8:

15000100030005

MSB

DATA ALIGNMENT

LSB

0000000020004

Attempted Operation

EA = an unimplemented addressW8 or W9 used to access Y data space in a MAC instructionW10 or W11 used to access X data space in a MAC instruction

Byte 1 Byte 0Byte 3 Byte 2Byte 5 Byte 4All effective addresses are 16 bits wide and point tobytes within the data space. Therefore, the data spaceaddress range is Kbytes or 32K words.

元器件交易网www.cecb2b.com

dsPIC30F2010

All byte loads into any W register are loaded into theLSB. The MSB is not modified.

A sign-extend (SE) instruction is provided to allowusers to translate 8-bit signed data to 16-bit signedvalues. Alternatively, for 16-bit unsigned data, userscan clear the MSB of any W register by executing azero-extend (ZE) instruction on the appropriateaddress.

Although most instructions are capable of operating onword or byte data sizes, it should be noted that someinstructions, including the DSP instructions, operateonly on words.

Figure3-9. Note that for a PC push during any CALLinstruction, the MSB of the PC is zero-extended beforethe push, ensuring that the MSB is always clear. Note:

A PC push during exception processingwill concatenate the SRL register to theMSB of the PC prior to the push.

3.2.5NEAR DATA SPACE

An 8 Kbyte ‘near’ data space is reserved in X addressmemory space between 0x0000 and 0x1FFF, which isdirectly addressable via a 13-bit absolute address fieldwithin all memory direct instructions. The remaining Xaddress space and all of the Y address space isaddressable indirectly. Additionally, the whole of X dataspace is addressable using MOV instructions, whichsupport memory direct addressing with a 16-bitaddress field.

There is a Stack Pointer Limit register (SPLIM) associ-ated with the Stack Pointer. SPLIM is uninitialized atReset. As is the case for the Stack Pointer, SPLIM<0>is forced to ‘0’, because all stack operations must beword-aligned. Whenever an EA is generated usingW15 as a source or destination pointer, the addressthus generated is compared with the value in SPLIM. Ifthe contents of the Stack Pointer (W15) and the SPLIMregister are equal and a push operation is performed, astack error trap will not occur. The stack error trap willoccur on a subsequent push operation. Thus, for exam-ple, if it is desirable to cause a stack error trap when thestack grows beyond address 0x2000 in RAM, initializethe SPLIM with the value, 0x1FFE.

Similarly, a stack pointer underflow (stack error) trap isgenerated when the Stack Pointer address is found tobe less than 0x0800, thus preventing the stack frominterfering with the Special Function Register (SFR)space.

A write to the SPLIM register should not be immediatelyfollowed by an indirect read operation using W15.

3.2.6SOFTWARE STACK

The dsPIC DSC device contains a software stack. W15is used as the Stack Pointer.

The Stack Pointer always points to the first availablefree word, and grows from lower addresses towardshigher addresses. It pre-decrements for stack pops,and post-increments for stack pushes, as shown in

FIGURE 3-9:

0x000015

CALL STACK FRAME

Stack Grows TowardsHigher AddressPC<15:0>

000000000 PC<22:16>

W15 (before CALL)W15 (after CALL)POP: [--W15]PUSH: [W15++]

TABLE 3-3:Bit 12W0 / WREGW1W2W3W4W5W6W7W8W9W10W11W12W13W14W15SPLIMACCALACCAHACCAUACCBLACCBHACCBUPCL———RCOUNTDCOUNTDOSTARTL——SBOABSABDA————DC————DOENDL—IPL2IPL1IPL0RADOENDHNOVZC—DOSTARTH00—————————————PCHTBLPAGPSVPAG0000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 1000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 0000uuuu uuuu uuuu uuuuuuuu uuuu uuuu uuuuuuuu uuuu uuuu uuu00000 0000 0uuu uuuuuuuu uuuu uuuu uuu00000 0000 0uuu uuuu0000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 0000Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateCORE REGISTER MAPSFR NameAddress(Home)Bit 15Bit 14Bit 13W00000W10002元器件交易网www.cecb2b.com

DS70118G-page 28W20004W30006W40008W5000AW6000CW7000EW80010dsPIC30F2010

W90012W100014W110016W120018W13001AW14001CW15001ESPLIM0020ACCAL0022ACCAH0024ACCAU0026Sign Extension (ACCA<39>)ACCBL0028ACCBH002AACCBU002CSign Extension (ACCB<39>)PCL002EPCH0030———TBLPAG0032———PSVPAG0034———RCOUNT0036DCOUNT0038DOSTARTL003ADOSTARTH003C———DOENDL003EDOENDH0040———SR0042OAOBSALegend:u = uninitialized bit© 2006 Microchip Technology Inc.Note:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.TABLE 3-3:Bit 12US—XS<15:1>XE<15:1>YS<15:1>YE<15:1>XB<14:0>DISICNT<13:0>1010BWM<3:0>YWM<3:0>XWM<3:0>0000 0000 0000 0000uuuu uuuu uuuu uuu0uuuu uuuu uuuu uuu1uuuu uuuu uuuu uuu0uuuu uuuu uuuu uuu1uuuu uuuu uuuu uuuu0000 0000 0000 0000EDTDL2DL1DL0SATASATBSATDWACCSATIPL3PSVRNDIF0000 0000 0010 0000Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateCORE REGISTER MAP (CONTINUED)SFR NameAddress(Home)Bit 15Bit 14Bit 13CORCON0044———MODCON0046XMODENYMODEN—XMODSRT0048XMODEND004A元器件交易网www.cecb2b.com

YMODSRT004CYMODEND004E© 2006 Microchip Technology Inc.XBREV0050BRENDISICNT0052——Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.dsPIC30F2010

DS70118G-page 29元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

4.0

ADDRESS GENERATOR UNITS

4.1

Instruction Addressing Modes

The Addressing modes in Table4-1 form the basis ofthe Addressing modes optimized to support the specificfeatures of individual instructions. The Addressingmodes provided in the MAC class of instructions aresomewhat different from those in the other instructiontypes.

The dsPIC DSC core contains two independentaddress generator units: the X AGU and Y AGU. The YAGU supports word-sized data reads for the DSP MACclass of instructions only. The dsPIC DSC AGUs support three types of data addressing:•Linear Addressing

•Modulo (Circular) Addressing•Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can beapplied to data space or program space. Bit-ReversedAddressing is only applicable to data space addresses.

4.1.1FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field(f) to directly address data present in the first 8192bytes of data memory (near data space). Most fileregister instructions employ a working register W0,which is denoted as WREG in these instructions. Thedestination is typically either the same file register, orWREG (with the exception of the MUL instruction),which writes the result to a register or register pair. TheMOV instruction allows additional flexibility and canaccess the entire data space.

TABLE 4-1:FUNDAMENTAL ADDRESSING MODES SUPPORTED

Description

The address of the file register is specified explicitly.The contents of a register are accessed directly.The contents of Wn forms the Effective Address (EA).

The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.

Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.

The sum of Wn and a literal forms the EA.

Addressing Mode

File Register DirectRegister DirectRegister Indirect

元器件交易网www.cecb2b.com

dsPIC30F2010

4.1.2

MCU INSTRUCTIONS

4.1.4

MAC INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 Operand 2where Operand 1 is always a working register (i.e., theAddressing mode can only be register direct), which isreferred to as Wb. Operand 2 can be a W register,fetched from data memory, or 5-bit literal. The resultlocation can be either a W register or an addresslocation. The following Addressing modes aresupported by MCU instructions:•••••

Not all instructions support all theAddressing modes given above. Individualinstructions may support different subsetsof these Addressing modes.

The dual source operand DSP instructions (CLR, ED,EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), alsoreferred to as MAC instructions, utilize a simplified set ofAddressing modes to allow the user to effectivelymanipulate the data pointers through register indirecttables.

The two source operand prefetch registers must be amember of the set {W8, W9, W10, W11}. For datareads, W8 and W9 will always be directed to the XRAGU and W10 and W11 will always be directed to theY AGU. The effective addresses generated (before andafter modification) must, therefore, be valid addresseswithin X data space for W8 and W9 and Y data spacefor W10 and W11.Note:

In summary, the following Addressing modes aresupported by the MAC class of instructions:•••••

4.1.3

MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP Accumulator class ofinstructions provide a greater degree of addressingflexibility than other instructions. In addition to theAddressing modes supported by most MCU instruc-tions, Move and Accumulator instructions also supportRegister Indirect with Register Offset Addressingmode, also referred to as Register Indexed mode. Note:

For the MOV instructions, the Addressingmode specified in the instruction can differfor the source and destination EA. How-ever, the 4-bit Wb (Register Offset) field isshared between both source anddestination (but typically only used byone).

4.1.5OTHER INSTRUCTIONS

Besides the various Addressing modes outlined above,some instructions use literal constants of various sizes.For example, BRA (branch) instructions use 16-bitsigned literals to specify the branch destination directly,whereas the DISI instruction uses a 14-bit unsignedliteral field. In some instructions, such as ADD Acc, thesource of an operand or result is implied by the opcodeitself. Certain operations, such as NOP, do not have anyoperands.

In summary, the following Addressing modes aresupported by Move and Accumulator instructions:••••••••

Not all instructions support all theAddressing modes given above. Individualinstructions may support different subsetsof these Addressing modes.

元器件交易网www.cecb2b.com

dsPIC30F2010

4.2

Modulo Addressing

4.2.1

START AND END ADDRESS

Modulo addressing is a method of providing an auto-mated means to support circular data buffers usinghardware. The objective is to remove the need for soft-ware to perform data address boundary checks whenexecuting tightly looped code, as is typical in manyDSP algorithms.

Modulo addressing can operate in either data or pro-gram space (since the data pointer mechanism is essen-tially the same for both). One circular buffer can besupported in each of the X (which also provides thepointers into Program space) and Y data spaces. Mod-ulo addressing can operate on any W register pointer.However, it is not advisable to use W14 or W15 for Mod-ulo Addressing, since these two registers are used asthe Stack Frame Pointer and Stack Pointer, respectively. In general, any particular circular buffer can only beconfigured to operate in one direction, as there are cer-tain restrictions on the buffer start address (for incre-menting buffers) or end address (for decrementingbuffers) based upon the direction of the buffer. The only exception to the usage restrictions is for buff-ers which have a power-of-2 length. As these bufferssatisfy the start and end address criteria, they mayoperate in a Bidirectional mode, (i.e., address bound-ary checks will be performed on both the lower andupper address boundaries).

The Modulo Addressing scheme requires that astartingand an end address be specified and loadedinto the 16-bit modulo buffer address registers:XMODSRT,XMODEND, YMODSRT and YMODEND(see Table3-3).Note:

Y space Modulo Addressing EA calcula-tions assume word-sized data (LSb ofevery EA is always clear).

The length of a circular buffer is not directly specified. Itis determined by the difference between the corre-sponding start and end addresses. The maximumpossible length of the circular buffer is 32K words(Kbytes).

4.2.2

W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control reg-ister MODCON<15:0> contains enable flags as well asa W register field to specify the W address registers.The XWM and YWM fields select which registers willoperate with Modulo Addressing. If XWM = 15, XRAGU and X WAGU Modulo Addressing are disabled.Similarly, if YWM = 15, Y AGU Modulo Addressing isdisabled.

The X Address Space Pointer W register (XWM) towhich Modulo Addressing is to be applied, is stored inMODCON<3:0> (see Table3-3). Modulo addressing isenabled for X data space when XWM is set to any valueother than 15 and the XMODEN bit is set atMODCON<15>.

The Y Address Space Pointer W register (YWM) towhich Modulo Addressing is to be applied, is stored inMODCON<7:4>. Modulo addressing is enabled for Ydata space when YWM is set to any value other than 15and the YMODEN bit is set at MODCON<14>.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 4-1:

ByteAddress

MODULO ADDRESSING OPERATION EXAMPLE

0x1100

MOVMOVMOVMOVMOVMOVMOVMOVDOMOVAGAIN:#0x1100,W0W0, XMODSRT#0x1163,W0W0,MODEND#0x8001,W0W0,MODCON#0x0000,W0#0x1110,W1AGAIN,#0x31W0, [W1++]INCW0,W0

;set modulo start address;set modulo end address;enable W1, X AGU for modulo

;W0 holds buffer fill value;point W1 to buffer

;fill the 50 buffer locations;fill the next location;increment the fill value

0x1163

元器件交易网www.cecb2b.com

dsPIC30F2010

4.2.3

MODULO ADDRESSING APPLICABILITY

Modulo addressing can be applied to the effectiveaddress calculation associated with any W register. It isimportant to realize that the address boundaries checkfor addresses less than or greater than the upper (forincrementing buffers) and lower (for decrementing buff-ers) boundary addresses (not just equal to). Addresschanges may, therefore, jump beyond boundaries andstill be adjusted correctly.Note:

The modulo corrected effective address iswritten back to the register only when Pre-Modify or Post-Modify Addressing mode isused to compute the effective address.When an address offset (e.g., [W7 + W2])is used, modulo address correction is per-formed, but the contents of the registerremains unchanged.

If the length of a bit-reversed buffer is M = 2N bytes,then the last ‘N’ bits of the data buffer start addressmust be zeros.

XB<14:0> is the bit-reversed address modifier or ‘pivotpoint’ which is typically a constant. In the case of anFFT computation, its value is equal to half of the FFTdata buffer size. Note:

All Bit-Reversed EA calculations assumeword-sized data (LSb of every EA isalways clear). The XB value is scaledaccordingly to generate compatible (byte)addresses.

4.3Bit-Reversed Addressing

Bit-Reversed Addressing is intended to simplify datareordering for radix-2 FFT algorithms. It is supported bythe X AGU for data writes only.

The modifier, which may be a constant value or registercontents, is regarded as having its bit order reversed.The address source and destination are kept in normalorder. Thus, the only operand requiring reversal is themodifier.

When enabled, Bit-Reversed Addressing will only beexecuted for register indirect with pre-increment orpost-increment addressing and word-sized data writes.It will not function for any other addressing mode or forbyte-sized data, and normal addresses will be gener-ated instead. When Bit-Reversed Addressing is active,the W Address Pointer will always be added to theaddress modifier (XB) and the offset associated withthe register Indirect Addressing mode will be ignored.In addition, as word-sized data is a requirement, theLSb of the EA is ignored (and always clear). Note:

Modulo addressing and Bit-ReversedAddressing should not be enabledtogether. In the event that the userattempts to do this, bit reversed address-ing will assume priority when active for theX WAGU, and X WAGU Modulo Address-ing will be disabled. However, ModuloAddressing will continue to function in theX RAGU.

4.3.1

BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing is enabled when:1.

BWM (W register selection) in the MODCONregister is any value other than 15 (the stack cannot be accessed using Bit-Reversed Address-ing) and

the BREN bit is set in the XBREV register andthe Addressing mode used is Register Indirectwith Pre-Increment or Post-Increment.

If Bit-Reversed Addressing has already been enabledby setting the BREN (XBREV<15>) bit, then a write tothe XBREV register should not be immediately followedby an indirect read operation using the W register thathas been designated as the bit-reversed pointer.

2.3.

FIGURE 4-2:BIT-REVERSED ADDRESS EXAMPLE

Sequential Address

b7 b6 b5 b4b3 b2 b1 0Bit Locations Swapped Left-to-RightAround Center of Binary Value

b15 b14 b13 b12b11 b10 b9 b8b15 b14 b13 b12b11 b10 b9 b8b7 b6 b5 b1b2 b3 b4 0Bit-Reversed Address

Pivot Point

XB = 0x0008 for a 16-word Bit-Reversed Buffer

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 4-2:

BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

NormalAddress

A30000000011111111

A20000111100001111

A10011001100110011

A00101010101010101

Decimal

01234567101112131415

A30101010101010101

A20011001100110011

0000111100001111

Bit-Reversed AddressA1

A00000000011111111

Decimal

0841221061419513311715

TABLE 4-3:BIT-REVERSED ADDRESS MODIFIER VALUES FOR XBREV REGISTER

Buffer Size (Words)

327681638481924096204810245122561283216842

XB<14:0> Bit-Reversed Address Modifier Value(1)

0x40000x20000x10000x08000x04000x02000x01000x00800x00400x00200x00100x00080x00040x00020x0001

Note1:Modifier values greater than 256 words exceed the data memory available on the dsPIC30F2010 device

元器件交易网www.cecb2b.com

dsPIC30F2010

5.0

INTERRUPTS

•INTCON1<15:0>, INTCON2<15:0>

Global interrupt control functions are derived from these two registers. INTCON1 contains the con-trol and status flags for the processor exceptions. The INTCON2 register controls the external inter-rupt request signal behavior and the use of the alternate vector table.Note:

Interrupt flag bits get set when an interruptcondition occurs, regardless of the state ofits corresponding enable bit. User soft-ware should ensure the appropriate inter-rupt flag bits are clear prior to enabling aninterrupt.

The dsPIC30F2010 has 24 interrupt sources and 4processor exceptions (traps), which must be arbitratedbased on a priority scheme.

The CPU is responsible for reading the Interrupt Vec-tor Table (IVT) and transferring the address containedin the interrupt vector to the program counter. Theinterrupt vector is transferred from the program databus into the program counter, via a 24-bit widemultiplexer on the input of the program counter. The Interrupt Vector Table (IVT) and Alternate Inter-rupt Vector Table (AIVT) are placed near the beginningof program memory (0x000004). The IVT and AIVTare shown in Figure5-1.

The interrupt controller is responsible for pre-processing the interrupts and processor exceptions,prior to their being presented to the processor core.The peripheral interrupts and traps are enabled, priori-tized and controlled using centralized special functionregisters:

•IFS0<15:0>, IFS1<15:0>, IFS2<15:0>

All interrupt request flags are maintained in these three registers. The flags are set by their respec-tive peripherals or external signals, and they are cleared via software.

•IEC0<15:0>, IEC1<15:0>, IEC2<15:0>

All interrupt enable control bits are maintained in these three registers. These control bits are used to individually enable interrupts from the peripherals or external signals.•IPC0<15:0>... IPC11<7:0>

The user-assignable priority level associated with each of these interrupts is held centrally in these twelve registers.

•IPL<3:0> The current CPU priority level is explic-itly stored in the IPL bits. IPL<3> is present in the CORCON register, whereas IPL<2:0> are present in the STATUS Register (SR) in the processor core.

All interrupt sources can be user-assigned to one of 7priority levels, 1 through 7, via the IPCx registers.Each interrupt source is associated with an interruptvector, as shown in Figure5-1. Levels 7 and 1 repre-sent the highest and lowest maskable priorities,respectively. Note:

Assigning a priority level of 0 to an inter-rupt source is equivalent to disabling thatinterrupt.

If the NSTDIS bit (INTCON1<15>) is set, nesting ofinterrupts is prevented. Thus, if an interrupt is currentlybeing serviced, processing of a new interrupt isprevented, even if the new interrupt is of higher prioritythan the one currently being serviced.Note:

The IPL bits become read-only wheneverthe NSTDIS bit has been set to ‘1’.

Certain interrupts have specialized control bits forfeatures like edge or level triggered interrupts, inter-rupt-on-change, etc. Control of these features remainswithin the peripheral module which generates theinterrupt.

The DISI instruction can be used to disable theprocessing of interrupts of priorities 6 and lower for acertain number of instructions, during which the DISI bit(INTCON2<14>) remains set.

When an interrupt is serviced, the PC is loaded with theaddress stored in the vector location in Program Mem-ory that corresponds to the interrupt. There are 63 dif-ferent vectors within the IVT (refer to Figure5-1). Thesevectors are contained in locations 0x000004 through0x0000FE of program memory (refer to Figure5-1).These locations contain 24-bit addresses, and in orderto preserve robustness, an address error trap will takeplace should the PC attempt to fetch any of thesewords during normal execution. This prevents execu-tion of random data as a result of accidentally decre-menting a PC into vector space, accidentally mappinga data space address into vector space or the PC roll-ing over to 0x000000 after reaching the end of imple-mented program memory space. Execution of a GOTOinstruction to this vector space will also generate anaddress error trap.

元器件交易网www.cecb2b.com

dsPIC30F2010

5.1

Interrupt Priority

TABLE 5-1:

INT Number

The user-assignable Interrupt Priority (IP<2:0>) bits foreach individual interrupt source are located in the LeastSignificant 3 bits of each nibble, within the IPCx regis-ter(s). Bit 3 of each nibble is not used and is read as a‘0’. These bits define the priority level assigned to aparticular interrupt by the user. Note:

The user-selectable priority levels arefrom 0, as the lowest priority, to level 7, asthe highest priority.

dsPIC30F2010 INTERRUPT VECTOR TABLE

Interrupt Source

Vector Number

Since more than one interrupt request source may beassigned to a specific user specified priority level, ameans is provided to assign priority within a given level.This method is called “Natural Order Priority” and isfinal.

Natural Order Priority is determined by the position ofan interrupt in the vector table, and only affectsinterrupt operation when multiple interrupts with thesame user-assigned priority become pending at thesame time.

Table5-1 lists the interrupt numbers and interruptsources for the dsPIC DSC devices and their associated vector numbers.

Note1:The natural order priority scheme has 0

as the highest priority and 53 as thelowest priority.

2:The natural order priority number is the

same as the INT number.

The ability for the user to assign every interrupt to oneof seven priority levels means that the user can assigna very high overall priority level to an interrupt with alow natural order priority. For example, the PLVD (Low-Voltage Detect) can be given a priority of 7. The INT0(external interrupt 0) may be assigned to priority level1, thus giving it a very low effective priority.

Highest Natural Order Priority

08INT0 – External Interrupt 019IC1 – Input Capture 1210OC1 – Output Compare 1311T1 – Timer 1412IC2 – Input Capture 2513OC2 – Output Compare 2614T2 – Timer 2715T3 – Timer 3816SPI1 917U1RX – UART1 Receiver1018U1TX – UART1 Transmitter1119ADC – ADC Convert Done1220NVM – NVM Write Complete1321SI2C – I2C™ Slave Interrupt1422MI2C – I2C Master Interrupt1523Input Change Interrupt1624INT1 – External Interrupt 11725IC7 – Input Capture 71826IC8 – Input Capture 81927Reserved2028Reserved2129Reserved2230Reserved2331INT2 - External Interrupt 22432Reserved2533Reserved2634Reserved2735Reserved2836Reserved2937Reserved3038Reserved3139Reserved3240Reserved3341Reserved3442Reserved3543Reserved34INT3 – External Interrupt 33745Reserved3846Reserved39 47PWM – PWM Period Match4048QEI – QEI Interrupt4149Reserved4250Reserved4351FLTA – PWM Fault A4452Reserved45-5353-61ReservedLowest Natural Order Priority

元器件交易网www.cecb2b.com

dsPIC30F2010

5.2

Reset Sequence

5.3

Traps

A Reset is not a true exception, because the interruptcontroller is not involved in the Reset process. The pro-cessor initializes its registers in response to a Reset,which forces the PC to zero. The processor then beginsprogram execution at location 0x000000. A GOTOinstruction is stored in the first program memory loca-tion, immediately followed by the address target for theGOTO instruction. The processor executes the GOTO tothe specified address and then begins operation at thespecified target (start) address.

Traps can be considered as non-maskable interruptsindicating a software or hardware error, which adhereto a predefined priority as shown in Figure5-1. Theyare intended to provide the user a means to correcterroneous operation during debug and when operatingwithin the application. Note:

If the user does not intend to take correc-tive action in the event of a trap error con-dition, these vectors must be loaded withthe address of a default handler that sim-ply contains the RESET instruction. If, onthe other hand, one of the vectors contain-ing an invalid address is called, anaddress error trap is generated.

5.2.1RESET SOURCES

In addition to External Reset and Power-on Reset(POR), there are 6 sources of error conditions which‘trap’ to the Reset vector.

•Watchdog Time-out:

The watchdog has timed out, indicating that the processor is no longer executing the correct flow of code.

•Uninitialized W Register Trap:

An attempt to use an uninitialized W register as an Address Pointer will cause a Reset.•Illegal Instruction Trap:

Attempted execution of any unused opcodes will result in an illegal instruction trap. Note that a fetch of an illegal instruction does not result in an illegal instruction trap if that instruction is flushed prior to execution due to a flow change.•Brown-out Reset (BOR):

A momentary dip in the power supply to the device has been detected, which may result in malfunction.•Trap Lockout:

Occurrence of multiple trap conditions simultaneously will cause a Reset.

Note that many of these trap conditions can only bedetected when they occur. Consequently, the question-able instruction is allowed to complete prior to trapexception processing. If the user chooses to recoverfrom the error, the result of the erroneous action thatcaused the trap may have to be corrected.

There are 8 fixed priority levels for traps: Level 8through Level 15, which means that the IPL3 is alwaysset during processing of a trap.

If the user is not currently executing a trap, and he setsthe IPL<3:0> bits to a value of ‘0111’ (Level 7), then allinterrupts are disabled, but traps can still be processed.

5.3.1TRAP SOURCES

The following traps are provided with increasing prior-ity. However, since all traps can be nested, priority haslittle effect.

Math Error Trap:

The math error trap executes under the following threecircumstances: 1.

Should an attempt be made to divide by zero,the divide operation will be aborted on a cycleboundary and the trap taken.

If enabled, a math error trap will be taken whenan arithmetic operation on either accumulator Aor B causes an overflow from bit 31 and theaccumulator guard bits are not utilized.

If enabled, a math error trap will be taken whenan arithmetic operation on either accumulator Aor B causes a catastrophic overflow from bit 39and all saturation is disabled.

If the shift amount specified in a shift instructionis greater than the maximum allowed shiftamount, a trap will occur.

元器件交易网www.cecb2b.com

dsPIC30F2010

Address Error Trap:

This trap is initiated when any of the followingcircumstances occurs:1.2.3.4.

A misaligned data word access is attempted.A data fetch from an unimplemented datamemory location is attempted.

A data access of an unimplemented programmemory location is attempted.

An instruction fetch from vector space isattempted.Note:

In the MAC class of instructions, whereinthe data space is split into X and Y dataspace, unimplemented X space includesall of Y space, and unimplemented Yspace includes all of X space.

5.3.2HARD AND SOFT TRAPS

It is possible that multiple traps can become activewithin the same cycle (e.g., a misaligned word stackwrite to an overflowed address). In such a case, thefixed priority shown in Figure5-1 is implemented,which may require the user to check if other traps arepending, in order to completely correct the fault.‘Soft’ traps include exceptions of priority level 8 throughlevel 11, inclusive. The arithmetic error trap (level 11)falls into this category of traps.

‘Hard’ traps include exceptions of priority level 12through level 15, inclusive. The address error (level12), stack error (level 13) and oscillator error (level 14)traps fall into this category.

Each hard trap that occurs must be acknowledgedbefore code execution of any type may continue. If alower priority hard trap occurs while a higher prioritytrap is pending, acknowledged, or is being processed,a hard trap conflict will occur.

The device is automatically Reset in a hard trap conflictcondition. The TRAPR status bit (RCON<15>) is setwhen the Reset occurs, so that the condition may bedetected in software.

Execution of a “BRA #literal” instruction or a“GOTO #literal” instruction, where literalis an unimplemented program memory address.Executing instructions after modifying the PC topoint to unimplemented program memoryaddresses. The PC may be modified by loadinga value into the stack and executing a RETURNinstruction.

Stack Error Trap:

This trap is initiated under the following conditions:1.

The Stack Pointer is loaded with a value whichis greater than the (user programmable) limitvalue written into the SPLIM register (stackoverflow).

The Stack Pointer is loaded with a value whichis less than 0x0800 (simple stack underflow).

FIGURE 5-1:TRAP VECTORS

Reset - GOTO InstructionReset - GOTO AddressReserved

Oscillator Fail Trap VectorAddress Error Trap VectorStack Error Trap VectorMath Error Trap VectorReserved VectorReserved VectorReserved VectorInterrupt 0 VectorInterrupt 1 Vector———Interrupt 52 VectorInterrupt 53 VectorReservedReservedReservedOscillator Fail Trap VectorStack Error Trap VectorAddress Error Trap VectorMath Error Trap VectorReserved VectorReserved VectorReserved VectorInterrupt 0 VectorInterrupt 1 Vector———Interrupt 52 VectorInterrupt 53 Vector0x0000000x0000020x000004

DecreasingPriorityIVT

0x000014

Oscillator Fail Trap:

This trap is initiated if the external oscillator fails andoperation becomes reliant on an internal RC backup.

0x00007E0x0000800x0000820x000084

AIVT

0x000094

0x0000FE

元器件交易网www.cecb2b.com

dsPIC30F2010

5.4

Interrupt Sequence

5.5

Alternate Vector Table

All interrupt event flags are sampled in the beginning ofeach instruction cycle by the IFSx registers. A pendinginterrupt request (IRQ) is indicated by the flag bit beingequal to a ‘1’ in an IFSx register. The IRQ will cause aninterrupt to occur if the corresponding bit in the interruptenable (IECx) register is set. For the remainder of theinstruction cycle, the priorities of all pending interruptrequests are evaluated.

If there is a pending IRQ with a priority level greaterthan the current processor priority level in the IPL bits,the processor will be interrupted.

The processor then stacks the current program counterand the low byte of the processor STATUS register(SRL), as shown in Figure5-2. The low byte of the sta-tus register contains the processor priority level at thetime, prior to the beginning of the interrupt cycle. Theprocessor then loads the priority level for this interruptinto the STATUS register. This action will disable alllower priority interrupts until the completion of the Interrupt Service Routine (ISR).

In Program Memory, the Interrupt Vector Table (IVT) isfollowed by the Alternate Interrupt Vector Table (AIVT),as shown in Figure5-1. Access to the Alternate VectorTable is provided by the ALTIVT bit in the INTCON2register. If the ALTIVT bit is set, all interrupt and excep-tion processes will use the alternate vectors instead ofthe default vectors. The alternate vectors are organizedin the same manner as the default vectors. The AIVTsupports emulation and debugging efforts by providinga means to switch between an application and a sup-port environment, without requiring the interrupt vec-tors to be reprogrammed. This feature also enablesswitching between applications for evaluation ofdifferent software algorithms at run time.

If the AIVT is not required, the program memory allo-cated to the AIVT may be used for other purposes.AIVT is not a protected section and may be freelyprogrammed by the user.

5.6Fast Context Saving

FIGURE 5-2:

0x000015Stack Grows TowardsHigher AddressINTERRUPT STACK FRAME

A context saving option is available using shadow reg-isters. Shadow registers are provided for the DC, N,OV, Z and C bits in SR, and the registers W0 throughW3. The shadows are only one level deep. The shadowregisters are accessible using the PUSH.S and POP.Sinstructions only.

When the processor vectors to an interrupt, thePUSH.S instruction can be used to store the currentvalue of the aforementioned registers into theirrespective shadow registers.

If an ISR of a certain priority uses the PUSH.S andPOP.S instructions for fast context saving, then ahigher priority ISR should not include the same instruc-tions. Users must save the key registers in softwareduring a lower priority interrupt, if the higher priority ISRuses fast context saving.

PC<15:0>

SRL IPL3 PC<22:16>W15 (before CALL)W15 (after CALL)

POP : [--W15]PUSH : [W15++]

Note1:The user can always lower the priority

level by writing a new value into SR. TheInterrupt Service Routine must clear theinterrupt flag bits in the IFSx registerbefore lowering the processor interruptpriority, in order to avoid recursiveinterrupts.

2:The IPL3 bit (CORCON<3>) is always

clear when interrupts are being pro-cessed. It is set only during execution oftraps.

The RETFIE (Return from Interrupt) instruction willunstack the program counter and status registers toreturn the processor to its state prior to the interruptsequence.

5.7External Interrupt Requests

The interrupt controller supports five external interruptrequest signals, INT0-INT4. These inputs are edgesensitive; they require a low-to-high or a high-to-lowtransition to generate an interrupt request. TheINTCON2 register has three bits, INT0EP-INT2EP, thatselect the polarity of the edge detection circuitry.

5.8Wake-up from Sleep and Idle

The interrupt controller may be used to wake up theprocessor from either Sleep or Idle modes, if Sleep orIdle mode is active when the interrupt is generated.If an enabled interrupt request of sufficient priority isreceived by the interrupt controller, then the standardinterrupt request is presented to the processor. At thesame time, the processor will wake-up from Sleep orIdle and begin execution of the Interrupt ServiceRoutine needed to process the interrupt request.

TABLE 5-2:Bit 11——ADIF——U1TXIEU1RXIE——OC1IP<2:0>T2IP<2:0>U1TXIP<2:0>MI2CIP<2:0>IC8IP<2:0>——————————————————————————————————————————————————————————QEIIP<2:0>————————————IC7IP<2:0>—INT1IP<2:0>——————SI2CIP<2:0>—NVMIP<2:0>—U1RXIP<2:0>—SPI1IP<2:0>—OC2IP<2:0>—IC2IP<2:0>—IC1IP<2:0>—INT0IP<2:0>—QEIIEPWMIE—————————INT2IE————IC8IEIC7IEINT1IESPI1IET3IET2IEOC2IEIC2IET1IEOC1IEIC1IEINT0IE—QEIIFPWMIF———————ADIE————————————————INT2IF————IC8IFIC7IFINT1IF0000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000100 0100 0100 01000100 0100 0100 01000100 0100 0100 01000100 0100 0100 01000100 0100 0100 01000100 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000100 0000 0000 01000000 0000 0000 0000U1TXIFU1RXIFSPI1IFT3IFT2IFOC2IFIC2IFT1IFOC1IFIC1IFINT0IF0000 0000 0000 0000————————INT2EPINT1EPINT0EP0000 0000 0000 0000OVATEOVBTECOVTE———MATHERRADDRERRSTKERROSCFAIL—0000 0000 0000 0000Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateINTERRUPT CONTROLLER REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12INTCON10080NSTDIS———INTCON20082ALTIVTDISI——元器件交易网www.cecb2b.com

DS70118G-page 42IFS00084CNIFMI2CIF SI2CIFNVMIFIFS10086————IFS20088————FLTAIFIEC0008CCNIEMI2CIESI2CIENVMIEIEC1008E————IEC20090————FLTAIEIPC00094—T1IP<2:0>dsPIC30F2010

IPC10096—T31P<2:0>IPC20098—ADIP<2:0>IPC3009A—CNIP<2:0>IPC4009C————IPC5009E—INT2IP<2:0>IPC600A0————IPC700A2————IPC800A4————IPC900A6—PWMIP<2:0>IPC1000A8—FLTAIP<2:0>IPC1100AA————Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.© 2006 Microchip Technology Inc.元器件交易网www.cecb2b.com

dsPIC30F2010

6.0

FLASH PROGRAM MEMORY

6.2

Run-Time Self-Programming (RTSP)

RTSP is accomplished using TBLRD (table read) andTBLWT (table write) instructions.

With RTSP, the user may erase program memory, 32instructions (96 bytes) at a time and can write programmemory data, 32 instructions (96 bytes) at a time.

The dsPIC30F family of devices contains internalprogram Flash memory for executing user code. Thereare two methods by which the user can program thismemory:1.2.

In-Circuit Serial Programming (ICSP) programming capability

Run-Time Self-Programming (RTSP)

6.3Table Instruction Operation Summary

The TBLRDL and the TBLWTL instructions are used toread or write to bits<15:0> of program memory.TBLRDL and TBLWTL can access program memory inWord or Byte mode.

The TBLRDH and TBLWTH instructions are used to reador write to bits<23:16> of program memory. TBLRDHand TBLWTH can access program memory in Word orByte mode.

A 24-bit program memory address is formed usingbits<7:0> of the TBLPAG register and the EA from a Wregister specified in the table instruction, as shown inFigure6-1.

6.1

In-Circuit Serial Programming (ICSP)

dsPIC30F devices can be serially programmed while inthe end application circuit. This is simply done with twolines for Programming Clock and Programming Data(which are named PGC and PGD respectively), andthree other lines for Power (VDD), Ground (VSS) andMaster Clear (MCLR). this allows customers to manu-facture boards with unprogrammed devices, and thenprogram the digital signal controller just before shippingthe product. This also allows the most recent firmwareor a custom firmware to be programmed.

FIGURE 6-1:ADDRESSING FOR TABLE AND NVM REGISTERS 24 bitsUsingProgramCounter0Program Counter0NVMADR Reg EAUsingNVMADRAddressing1/0NVMADRU Reg8 bits16 bitsWorking Reg EAUsingTableInstruction1/0TBLPAG Reg8 bits16 bitsUser/ConfigurationSpace Select24-bit EAByteSelect© 2006 Microchip Technology Inc.DS70118G-page 43

元器件交易网www.cecb2b.com

dsPIC30F2010

6.4

RTSP Operation

6.5

Control Registers

The dsPIC30F Flash program memory is organizedinto rows and panels. Each row consists of 32 instruc-tions, or 96 bytes. Each panel consists of 128 rows, or4K x 24 instructions. RTSP allows the user to erase onerow (32 instructions) at a time and to program 32instructions at one time. RTSP may be used to programmultiple program memory panels, but the table pointermust be changed at each panel boundary.

Each panel of program memory contains write latchesthat hold 32 instructions of programming data. Prior tothe actual programming operation, the write data mustbe loaded into the panel write latches. The data to beprogrammed into the panel is loaded in sequentialorder into the write latches; instruction 0, instruction 1,etc. The instruction words loaded must always be froma 32 address boundary.

The basic sequence for RTSP programming is to set upa table pointer, then do a series of TBLWT instructionsto load the write latches. Programming is performed bysetting the special bits in the NVMCON register. 32TBLWTL and four TBLWTH instructions are required toload the 32 instructions. If multiple panel programmingis required, the table pointer needs to be changed andthe next set of multiple write latches written.

All of the table write operations are single word writes(2 instruction cycles), because only the table latchesare written. A programming cycle is required forprogramming each row.

The Flash program memory is readable, writable anderasable during normal operation over the entire VDDrange.

The four SFRs used to read and write the programFlash memory are:••••

NVMCONNVMADRNVMADRUNVMKEY

6.5.1NVMCON REGISTER

The NVMCON register controls which blocks are to beerased, which memory type is to be programmed, andthe start of the programming cycle.

6.5.2NVMADR REGISTER

The NVMADR register is used to hold the lower twobytes of the effective address. The NVMADR registercaptures the EA<15:0> of the last table instruction thathas been executed and selects the row to write.

6.5.3NVMADRU REGISTER

The NVMADRU register is used to hold the upper byteof the effective address. The NVMADRU register cap-tures the EA<23:16> of the last table instruction thathas been executed.

6.5.4NVMKEY REGISTER

NVMKEY is a write-only register that is used for writeprotection. To start a programming or an erasesequence, the user must consecutively write 0x55 and0xAA to the NVMKEY register. Refer to Section6.6“Programming Operations” for further details.Note:

The user can also directly write to theNVMADR and NVMADRU registers tospecify a program memory address forerasing or programming.

元器件交易网www.cecb2b.com

dsPIC30F2010

6.6

Programming Operations

A complete programming sequence is necessary forprogramming or erasing the internal Flash in RTSPmode. A programming operation is nominally 2 msec induration and the processor stalls (waits) until the oper-ation is finished. Setting the WR bit (NVMCON<15>)starts the operation, and the WR bit is automaticallycleared when the operation is finished.

Write 32 instruction words of data from dataRAM “image” into the program Flash writelatches.

Program 32 instruction words into programFlash.

a)Setup NVMCON register for multi-word,

program Flash, program and set WREN bit.b)Write ‘55’ to NVMKEY.c)Write ‘AA’ to NVMKEY.

d)Set the WR bit. This will begin program

cycle.

e)CPU will stall for duration of the program

cycle.

f)The WR bit is cleared by the hardware

when program cycle ends.

Repeat steps 1 through 5 as needed to programdesired amount of program Flash memory.

6.6.1

PROGRAMMING ALGORITHM FOR PROGRAM FLASH

The user can erase and program one row of programFlash memory at a time. The general process is:1.

Read one row of program Flash (32 instructionwords) and store into data RAM as a data“image”.

Update the data image with the desired newdata.

Erase program Flash row.

a)Setup NVMCON register for multi-word,

program Flash, erase and set WREN bit.b)Write address of row to be erased into

NVMADRU/NVMDR.c)Write ‘55’ to NVMKEY.d)Write ‘AA’ to NVMKEY.

e)Set the WR bit. This will begin erase cycle.f)CPU will stall for the duration of the erase

cycle.

g)The WR bit is cleared when erase cycle

ends.

2.3.

6.6.2

ERASING A ROW OF PROGRAM MEMORY

Example6-1 shows a code sequence that can be usedto erase a row (32 instructions) of program memory.

EXAMPLE 6-1:ERASING A ROW OF PROGRAM MEMORY

; Setup NVMCON for erase operation, multi word write; program memory selected, and writes enabled

MOV#0x4041,W0;

; Init NVMCON SFRMOVW0,NVMCON

; Init pointer to row to be ERASED

MOV#tblpage(PROG_ADDR),W0;

; Initialize PM Page Boundary SFRMOVW0,NVMADRU

MOV#tbloffset(PROG_ADDR),W0; Intialize in-page EA[15:0] pointerMOVW0, NVMADR ; Intialize NVMADR SFRDISI#5; Block all interrupts with priority <7

; for next 5 instructions

MOV#0x55,W0

; Write the 0x55 key MOVW0,NVMKEY

MOV #0xAA,W1 ;

; Write the 0xAA keyMOVW1,NVMKEY

BSETNVMCON,#WR; Start the erase sequence NOP ; Insert two NOPs after the eraseNOP; command is asserted

元器件交易网www.cecb2b.com

dsPIC30F2010

6.6.3

LOADING WRITE LATCHES

Example6-2 shows a sequence of instructions thatcan be used to load the 96 bytes of write latches. 32TBLWTL and 32 TBLWTH instructions are needed toload the write latches selected by the table pointer.

EXAMPLE 6-2:LOADING WRITE LATCHES

; Set up a pointer to the first program memory location to be written; program memory selected, and writes enabled

MOV#0x0000,W0;

; Initialize PM Page Boundary SFRMOVW0,TBLPAG

MOV#0x6000,W0; An example program memory address

; Perform the TBLWT instructions to write the latches; 0th_program_word

MOV#LOW_WORD_0,W2; MOV#HIGH_BYTE_0,W3;

; Write PM low word into program latchTBLWTLW2,[W0]

; Write PM high byte into program latchTBLWTHW3,[W0++]

; 1st_program_wordG

MOV#LOW_WORD_1,W2; MOV#HIH_BYTE_1,W3 ;

; Write PM low word into program latchTBLWTLW2,[W0]

TBLWTHW3,[W0++] ; Write PM high byte into program latch

; 2nd_program_word

MOV#LOW_WORD_2,W2; MOV#HIGH_BYTE_2,W3;

; Write PM low word into program latchTBLWTLW2, [W0]

; Write PM high byte into program latchTBLWTHW3, [W0++]

•••

; 31st_program_word

MOV#LOW_WORD_31,W2; MOV#HIGH_BYTE_31,W3;

; Write PM low word into program latchTBLWTLW2, [W0]

; Write PM high byte into program latchTBLWTHW3, [W0++]

Note: In Example6-2, the contents of the upper byte of W3 has no effect.

6.6.4

INITIATING THE PROGRAMMING

SEQUENCE

For protection, the write initiate sequence for NVMKEYmust be used to allow any erase or program operationto proceed. After the programming command has beenexecuted, the user must wait for the programming timeuntil programming is complete. The two instructionsfollowing the start of the programming sequenceshould be NOPs.

EXAMPLE 6-3:

DISIMOVMOVMOV MOVBSETNOP NOP

INITIATING A PROGRAMMING SEQUENCE

; Block all interrupts with priority <7; for next 5 instructions

; Write the 0x55 key ;

; Write the 0xAA key

; Start the erase sequence

; Insert two NOPs after the erase; command is asserted

#0x55,W0W0,NVMKEY

#0xAA,W1 W1,NVMKEY NVMCON,#WR

TABLE 6-1:Bit 12Bit 11Bit 10—TWRINVMADR<15:0>——————KEY<7:0>0000 0000 0000 0000————NVMADR<23:16>0000 0000 uuuu uuuuuuuu uuuu uuuu uuuu————PROGOP<6:0>0000 0000 0000 0000Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0All RESETSNVM REGISTER MAPFile NameAddr.Bit 15Bit 14Bit 13NVMCON0760WRWRENWRERRNVMADR0762NVMADRU07———NVMKEY0766———Legend:u = uninitialized bit元器件交易网www.cecb2b.com

DS70118G-page 47元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

7.0

DATA EEPROM MEMORY

A program or erase operation on the data EEPROMdoes not stop the instruction flow. The user is respon-sible for waiting for the appropriate duration of timebefore initiating another data EEPROM write/eraseoperation. Attempting to read the data EEPROM whilea programming or erase operation is in progress resultsin unspecified data.

Control bit WR initiates write operations, similar to pro-gram Flash writes. This bit cannot be cleared, only set,in software. This bit is cleared in hardware at the com-pletion of the write operation. The inability to clear theWR bit in software prevents the accidental orpremature termination of a write operation.

The WREN bit, when set, will allow a write operation.On power-up, the WREN bit is clear. The WRERR bit isset when a write operation is interrupted by a MCLRReset, or a WDT Time-out Reset, during normal oper-ation. In these situations, following Reset, the user cancheck the WRERR bit and rewrite the location. Theaddress register NVMADR remains unchanged.Note:

Interrupt flag bit NVMIF in the IFS0 regis-ter is set when write is complete. It must becleared in software.

The Data EEPROM Memory is readable and writableduring normal operation over the entire VDD range. Thedata EEPROM memory is directly mapped in theprogram memory address space.

The four SFRs used to read and write the programFlash memory are used to access data EEPROMmemory as well. As described in Section 4.0, theseregisters are:••••

NVMCONNVMADRNVMADRUNVMKEY

The EEPROM data memory allows read and write ofsingle words and 16-word blocks. When interfacing todata memory, NVMADR, in conjunction with theNVMADRU register, is used to address the EEPROMlocation being accessed. TBLRDL and TBLWTLinstructions are used to read and write data EEPROM.The dsPIC30F devices have up to 1 Kbyte of dataEEPROM, with an address range from 0x7FFC00 to0x7FFFFE.

A word write operation should be preceded by an eraseof the corresponding memory location(s). The writetypically requires 2 ms to complete, but the write timewill vary with voltage and temperature.

7.1Reading the Data EEPROM

A TBLRD instruction reads a word at the current pro-gram word address. This example uses W0 as apointer to data EEPROM. The result is placed inregister W4, as shown in Example7-1.

EXAMPLE 7-1:

MOVMOVMOVTBLRDLDATA EEPROM READ

元器件交易网www.cecb2b.com

dsPIC30F2010

7.2

7.2.1

Erasing Data EEPROM

ERASING A BLOCK OF DATA EEPROM

In order to erase a block of data EEPROM, theNVMADRU and NVMADR registers must initiallypoint to the block of memory to be erased. ConfigureNVMCON for erasing a block of data EEPROM, andset the WR and WREN bits in NVMCON register. Set-ting the WR bit initiates the erase, as shown inExample7-2.

EXAMPLE 7-2:DATA EEPROM BLOCK ERASE

; Select data EEPROM block, ERASE, WREN bits

MOV#4045,W0MOVW0,NVMCON; Initialize NVMCON SFR

; Start erase cycle by setting WR after writing key sequence

DISI#5; Block all interrupts with priority <7

; for next 5 instructions

MOV#0x55,W0;

; Write the 0x55 keyMOVW0,NVMKEY

MOV #0xAA,W1 ;

MOVW1,NVMKEY ; Write the 0xAA keyBSETNVMCON,#WR ; Initiate erase sequence NOP NOP

; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete

7.2.2

ERASING A WORD OF DATA EEPROM

The NVMADRU and NVMADR registers must point tothe block. Select erase a block of data Flash, and setthe WR and WREN bits in NVMCON register. Settingthe WR bit initiates the erase, as shown in Example7-3.

EXAMPLE 7-3:DATA EEPROM WORD ERASE

; Select data EEPROM word, ERASE, WREN bits

MOV#4044,W0MOVW0,NVMCON

; Start erase cycle by setting WR after writing key sequence

DISI#5; Block all interrupts with priority <7

; for next 5 instructions

MOV#0x55,W0;

; Write the 0x55 keyMOVW0,NVMKEY

MOV#0xAA,W1;

; Write the 0xAA keyMOVW1,NVMKEY

BSETNVMCON,#WR; Initiate erase sequence NOP

NOP

; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete

元器件交易网www.cecb2b.com

dsPIC30F2010

7.3

Writing to the Data EEPROM

To write an EEPROM data location, the followingsequence must be followed:1.

Erase data EEPROM word.

a)Select word, data EEPROM, erase and set

WREN bit in NVMCON register.

b)Write address of word to be erased into

NVMADRU/NVMADR.

c)Enable NVM interrupt (optional).d)Write ‘55’ to NVMKEY.e)Write ‘AA’ to NVMKEY.

f)Set the WR bit. This will begin erase cycle.g)Either poll NVMIF bit or wait for NVMIF

interrupt.

h)The WR bit is cleared when the erase cycle

ends.

Write data word into data EEPROM writelatches.

Program 1 data word into data EEPROM.

a)Select word, data EEPROM, program and

set WREN bit in NVMCON register.

b)Enable NVM write done interrupt (optional).c)Write ‘55’ to NVMKEY.d)Write ‘AA’ to NVMKEY.

e)Set The WR bit. This will begin program

cycle.

f)Either poll NVMIF bit or wait for NVM

interrupt.

g)The WR bit is cleared when the write cycle

ends.

The write will not initiate if the above sequence is notexactly followed (write 0x55 to NVMKEY, write 0xAA toNVMCON, then set WR bit) for each word. It is stronglyrecommended that interrupts be disabled during thiscodesegment.

Additionally, the WREN bit in NVMCON must be set toenable writes. This mechanism prevents accidentalwrites to data EEPROM, due to unexpected code exe-cution. The WREN bit should be kept clear at all times,except when updating the EEPROM. The WREN bit isnot cleared byhardware.

After a write sequence has been initiated, clearing theWREN bit will not affect the current write cycle. The WRbit will be inhibited from being set unless the WREN bitis set. The WREN bit must be set on a previous instruc-tion. Both WR and WREN cannot be set with the sameinstruction.

At the completion of the write cycle, the WR bit iscleared in hardware and the Nonvolatile Memory WriteComplete Interrupt Flag bit (NVMIF) is set. The usermay either enable this interrupt, or poll this bit. NVMIFmust be cleared by software.

2.3.

7.3.1

WRITING A WORD OF DATA EEPROM

Once the user has erased the word to be programmed,then a table write instruction is used to write one writelatch, as shown in Example7-4.

EXAMPLE 7-4:DATA EEPROM WORD WRITE

; Point to data memory

MOV#LOW_ADDR_WORD,W0; Init pointerMOV#HIGH_ADDR_WORD,W1MOVW1,TBLPAGMOV#LOW(WORD),W2; Get dataTBLWTLW2,[ W0]; Write data; The NVMADR captures last table access address; Select data EEPROM for 1 word op

MOV#0x4004,W0MOVW0,NVMCON

; Operate key to allow write operation

DISI#5; Block all interrupts with priority <7

; for next 5 instructions

MOV#0x55,W0

; Write the 0x55 keyMOVW0,NVMKEY

MOV#0xAA,W1MOVW1,NVMKEY; Write the 0xAA keyBSETNVMCON,#WR; Initiate program sequence NOP

NOP

; Write cycle will complete in 2mS. CPU is not stalled for the Data Write Cycle; User can poll WR bit, use NVMIF or Timer IRQ to determine write complete

元器件交易网www.cecb2b.com

dsPIC30F2010

7.3.2

WRITING A BLOCK OF DATA EEPROM

To write a block of data EEPROM, write to all sixteenlatches first, then set the NVMCON register andprogram the block.

EXAMPLE 7-5:

MOVMOVMOVMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVTBLWTLMOVMOVDISIMOVMOVMOVMOVBSETNOPNOP

DATA EEPROM BLOCK WRITE

#LOW_ADDR_WORD,W0#HIGH_ADDR_WORD,W1W1,TBLPAG#data1,W2W2,[ W0]++#data2,W2W2,[ W0]++#data3,W2W2,[ W0]++#data4,W2W2,[ W0]++#data5,W2W2,[ W0]++#data6,W2W2,[ W0]++#data7,W2W2,[ W0]++#data8,W2W2,[ W0]++#data9,W2W2,[ W0]++#data10,W2W2,[ W0]++#data11,W2W2,[ W0]++ #data12,W2W2,[ W0]++#data13,W2W2,[ W0]++#data14,W2W2,[ W0]++#data15,W2W2,[ W0]++#data16,W2W2,[ W0]++ #0x400A,W0W0,NVMCON#5

#0x55,W0W0,NVMKEY

#0xAA,W1 W1,NVMKEYNVMCON,#WR

; Init pointer

; Get 1st data; write data; Get 2nd data; write data; Get 3rd data; write data; Get 4th data; write data; Get 5th data; write data; Get 6th data; write data; Get 7th data; write data; Get 8th data; write data; Get 9th data; write data; Get 10th data; write data; Get 11th data; write data; Get 12th data; write data; Get 13th data; write data; Get 14th data; write data; Get 15th data; write data; Get 16th data

; write data. The NVMADR captures last table access address.; Select data EEPROM for multi word op; Operate Key to allow program operation; Block all interrupts with priority <7; for next 5 instructions; Write the 0x55 key; Write the 0xAA key; Start write cycle

7.4Write Verify7.5Protection Against Spurious Write

Depending on the application, good programmingpractice may dictate that the value written to the mem-ory should be verified against the original value. Thisshould be used in applications where excessive writescan stress bits near the specification limit. There are conditions when the device may not want towrite to the data EEPROM memory. To protect againstspurious EEPROM writes, various mechanisms havebeen built-in. On power-up, the WREN bit is cleared;also, the Power-up Timer prevents EEPROMwrite.The write initiate sequence and the WREN bit togetherhelp prevent an accidental write during brown-out,power glitch or software malfunction.

元器件交易网www.cecb2b.com

dsPIC30F2010

8.0

I/O PORTS

is an input. All port pins are defined as inputs after aReset. Reads from the latch (LATx), read the latch.Writes to the latch, write the latch (LATx). Reads fromthe port (PORTx), read the port pins, and writes to theport pins, write the latch (LATx).

Any bit and its associated data and control registersthat are not valid for a particular device will bedisabled. That means the corresponding LATx andTRISx registers and the port pin will read as zeros.When a pin is shared with another peripheral or func-tion that is defined as an input only, it is neverthelessregarded as a dedicated port because there is noother competing source of outputs. An example is theINT4 pin.

A parallel I/O (PIO) port that shares a pin with a periph-eral is, in general, subservient to the peripheral. Theperipheral’s output buffer data and control signals areprovided to a pair of multiplexers. The multiplexersselect whether the peripheral or the associated porthas ownership of the output data and control signals ofthe I/O pad cell. Figure8-1 shows how ports are sharedwith other peripherals, and the associated I/O cell (pad)to which they are connected. Table8-1 shows theformats of the registers for the shared ports, PORTBthrough PORTF.

All of the device pins (except VDD, VSS, MCLR andOSC1/CLKI) are shared between the peripherals andthe parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs forimproved noise immunity.

8.1Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral isactively driving an associated pin, the use of the pin asa general purpose output pin is disabled. The I/O pinmay be read, but the output driver for the parallel portbit will be disabled. If a peripheral is enabled, but theperipheral is not actively driving a pin, that pin may bedriven by a port.

All port pins have three registers directly associatedwith the operation of the port pin. The data directionregister (TRISx) determines whether the pin is an inputor an output. If the data direction bit is a ‘1’, then the pin

FIGURE 8-1:BLOCK DIAGRAM OF A SHARED PORT STRUCTURE

Peripheral ModulePeripheral Input DataPeripheral Module EnablePeripheral Output EnablePeripheral Output Data1010Read TRISI/O PadData BusWR TRISDCKTRIS LatchDWR LAT +WR PortCKData LatchQQOutput MultiplexersI/O CellOutput EnablePIO Module Output DataRead LATRead PortInput Data© 2006 Microchip Technology Inc.DS70118G-page 53

元器件交易网www.cecb2b.com

dsPIC30F2010

8.2

Configuring Analog Port Pins

8.3

Input Change Notification Module

The use of the ADPCFG and TRIS registers control theoperation of the A/D port pins. The port pins that aredesired as analog inputs must have their correspond-ing TRIS bit set (input). If the TRIS bit is cleared (out-put), the digital output level (VOH or VOL) will beconverted.

When reading the PORT register, all pins configured asanalog input channel will read as cleared (a low level). Pins configured as digital inputs will not convert an ana-log input. Analog levels on any pin that is defined as adigital input (including the ANx pins), may cause theinput buffer to consume current that exceeds thedevice specifications.

The Input Change Notification module provides thedsPIC30F devices the ability to generate interruptrequests to the processor in response to a change-of-state on selected input pins. This module is capable ofdetecting input change-of-states even in Sleep mode,when the clocks are disabled. There are up to 22 exter-nal signals (CN0 through CN21) that may be selected(enabled) for generating an interrupt request on achange-of-state.

8.2.1I/O PORT WRITE/READ TIMING

One instruction cycle is required between a portdirection change or port write operation and a readoperation of the same port. Typically this instructionwould be a NOP.

EXAMPLE 8-1:

PORT WRITE/READ EXAMPLE

TABLE 8-1:Bit 12———————————————————————LATF3LATF2————————RF3RF2——————————TRISF3—TRISF2———LATE8——LATE5LATE4LATE3LATE2LATE1———RE8——RE5RE4RE3RE2RE1RE0LATE0——————TRISE8——TRISE5TRISE4TRISE3TRISE2TRISE1TRISE0——————————LATD1LATD0——————————RD1RD0——————————TRISD1TRISD0——————————————————————————————————————————LATB5LATB4LATB3LATB2LATB1LATB00000 0000 0000 00001110 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 01110000 0000 0000 00000000 0000 0000 00000000 0001 0011 11110000 0000 0000 00000000 0000 0000 00000000 0000 0000 11000000 0000 0000 00000000 0000 0000 0000——————RB5RB4RB3RB2RB1RB00000 0000 0000 0000——————TRISB5TRISB4TRISB3TRISB2TRISB1TRISB00000 0000 0011 1111Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StatedsPIC30F2010 PORT REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13TRISB02C6———PORTB02C8———LATB02CA———TRISC02CCTRISC15TRISC14TRISC13元器件交易网www.cecb2b.com

PORTC02CERC15RC14RC13LATC02D0LATC15LATC14LATC13© 2006 Microchip Technology Inc.Bit 11CN11IE——————CN21IECN10IECN9IECN8IECN7IECN6IECN5IETRISD02D2———PORTD02D4———LATD02D6———TRISE02D8———PORTE02DA———LATE02DC———TRISF02DE———PORTF02E0———LATF02E2———Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.TABLE 8-2:Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4CN4IEINPUT CHANGE NOTIFICATION REGISTER MAP (BITS 15-0)Bit 3CN3IECN20IECN4PUECN19IECN3PUESFR NameAddr.Bit 15Bit 14Bit 13Bit 12Bit 2CN2IECN18IECN2PUEBit 1CN1IECN17IECN1PUEBit 0CN0IECN16IEReset State0000 0000 0000 00000000 0000 0000 0000CN0PUE0000 0000 0000 0000CNEN100C0CN15IECN14IECN13IECN12IECNEN200C2————CNPU1——————00C4CN15PUECN14PUECN13PUECN12PUECN11PUECN10PUECN9PUECN8PUECN7PUECN6PUECN5PUECNPU200C6————CN21PUECN20PUECN19PUECN18PUECN17PUECN16PUE0000 0000 0000 0000Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.dsPIC30F2010

DS70118G-page 55元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

9.0

TIMER1 MODULE

These operating modes are determined by setting theappropriate bit(s) in the 16-bit SFR, T1CON. Figure9-1presents a block diagram of the 16-bit timer module.16-bit Timer Mode: In the 16-bit Timer mode, the timerincrements on every instruction cycle up to a matchvalue, preloaded into the period register PR1, thenresets to ‘0’ and continues to count.

When the CPU goes into the Idle mode, the timer willstop incrementing unless the TSIDL (T1CON<13>)bit= 0. If TSIDL = 1, the timer module logic will resumethe incrementing sequence upon termination of theCPU Idle mode.

16-bit Synchronous Counter Mode: In the 16-bitSynchronous Counter mode, the timer increments onthe rising edge of the applied external clock signal,which is synchronized with the internal phase clocks.The timer counts up to a match value preloaded in PR1,then resets to ‘0’ and continues.

When the CPU goes into the Idle mode, the timer willstop incrementing, unless the respective TSIDL bit = 0.If TSIDL = 1, the timer module logic will resume theincrementing sequence upon termination of the CPUIdle mode.

16-bit Asynchronous Counter Mode: In the 16-bitAsynchronous Counter mode, the timer increments onevery rising edge of the applied external clock signal.The timer counts up to a match value preloaded in PR1,then resets to ‘0’ and continues.

When the timer is configured for the Asynchronous modeof operation and the CPU goes into the Idle mode, thetimer will stop incrementing if TSIDL = 1.

This section describes the 16-bit general purposeTimer1 module and associated operational modes.Figure9-1 depicts the simplified block diagram of the16-bit Timer1 Module.Note:

Timer1 is a ‘Type A’ timer. Please refer tothe specifications for a Type A timer inSection22.0 “Electrical Characteris-tics” of this document.

The following sections provide a detailed description ofthe operational modes of the timers, including setupand control registers along with associated block diagrams.

The Timer1 module is a 16-bit timer which can serve asthe time counter for the real-time clock, or operate as afree running interval timer/counter. The 16-bit timer hasthe following modes:

•16-bit Timer

•16-bit Synchronous Counter•16-bit Asynchronous Counter

Further, the following operational characteristics aresupported:

•Timer gate operation

•Selectable prescaler settings

•Timer operation during CPU Idle and Sleep modes

•Interrupt on 16-bit period register match or falling edge of external gate signal

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 9-1:

16-BIT TIMER1 MODULE BLOCK DIAGRAM (TYPE A TIMER)

PR1

Equal

Comparator x 16TSYNC

Sync

Reset 01TGATE

TMR1

(3)

T1IF

Event Flag

DCK

TGATE

TCSTGATESOSCO/T1CK

LPOSCEN

SOSCI

GateSyncTCY

1 X0 10 0

TON

TCKPS<1:0>

Prescaler 1, 8, , 256

9.1Timer Gate Operation9.3

The 16-bit timer can be placed in the Gated Time Accu-mulation mode. This mode allows the internal TCY toincrement the respective timer when the gate input sig-nal (T1CK pin) is asserted high. Control bit TGATE(T1CON<6>) must be set to enable this mode. Thetimer must be enabled (TON = 1) and the timer clocksource set to internal (TCS = 0).

When the CPU goes into the Idle mode, the timer willstop incrementing, unless TSIDL = 0. If TSIDL = 1, thetimer will resume the incrementing sequence upontermination of the CPU Idle mode.

Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will operate if:•The timer module is enabled (TON = 1) and •The timer clock source is selected as external (TCS = 1) and

•The TSYNC bit (T1CON<2>) is asserted to a logic ‘0’, which defines the external clock source as asynchronousWhen all three conditions are true, the timer willcontinue to count up to the period register and be Resetto 0x0000.

When a match between the timer and the period regis-ter occurs, an interrupt can be generated, if therespective timer interrupt enable bit is asserted.

9.2Timer Prescaler

The input clock (FOSC/4 or external clock) to the 16-bitTimer, has a prescale option of 1:1, 1:8, 1:, and1:256 selected by control bits TCKPS<1:0>(T1CON<5:4>). The prescaler counter is cleared whenany of the following occurs:

•a write to the TMR1 register

•clearing of the TON bit (T1CON<15>)•device Reset such as POR and BOR

However, if the timer is disabled (TON = 0), then thetimer prescaler cannot be reset since the prescalerclock is halted.

TMR1 is not cleared when T1CON is written. It iscleared by writing to the TMR1 register.

元器件交易网www.cecb2b.com

dsPIC30F2010

9.4

Timer Interrupt

9.5.1

RTC OSCILLATOR OPERATION

The 16-bit timer has the ability to generate an interrupton period match. When the timer count matches theperiod register, the T1IF bit is asserted and an interruptwill be generated, if enabled. The T1IF bit must becleared in software. The timer interrupt flag T1IF islocated in the IFS0 control register in the InterruptController.

When the Gated Time Accumulation mode is enabled,an interrupt will also be generated on the falling edge ofthe gate signal (at the end of the accumulation cycle).Enabling an interrupt is accomplished via the respec-tive timer interrupt enable bit, T1IE. The timer interruptenable bit is located in the IEC0 control register in theInterrupt Controller.

When the TON = 1, TCS = 1 and TGATE = 0, the timerincrements on the rising edge of the 32 kHz LP oscilla-tor output signal, up to the value specified in the periodregister, and is then Reset to ‘0’.

The TSYNC bit must be asserted to a logic ‘0’(Asynchronous mode) for correct operation.

Enabling LPOSCEN (OSCCON<1>) will disable thenormal Timer and Counter modes, and enable a timercarry-out wake-up event.

When the CPU enters Sleep mode, the RTC will con-tinue to operate, provided the 32 kHz external crystaloscillator is active and the control bits have not beenchanged. The TSIDL bit should be cleared to ‘0’ inorder for RTC to continue operation in Idle mode.

9.5Real-Time Clock

9.5.2RTC INTERRUPTS

Timer1, when operating in Real-Time Clock (RTC)mode, provides time-of-day and event time stampingcapabilities. Key operational features of the RTC are:•••••

Operation from 32 kHz LP oscillator8-bit prescalerLow power

Real-Time Clock Interrupts

These Operating modes are determined by setting the appropriate bit(s) in the T1CON Control register

When an interrupt event occurs, the respective inter-rupt flag, T1IF, is asserted and an interrupt will be gen-erated, if enabled. The T1IF bit must be cleared insoftware. The respective Timer interrupt flag, T1IF, islocated in the IFS0 status register in the InterruptController.

Enabling an interrupt is accomplished via the respec-tive timer interrupt enable bit, T1IE. The Timer interruptenable bit is located in the IEC0 control register in theInterrupt Controller.

FIGURE 9-2:

RECOMMENDED COMPONENTS FOR

TIMER1 LP OSCILLATOR RTC

TABLE 9-1:Bit 11Timer 1 RegisterPeriod Register 1—————TGATETCKPS1TCKPS0—TSYNCTCS—0000 0000 0000 00001111 1111 1111 1111uuuu uuuu uuuu uuuuBit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateTIMER1 REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12TMR10100PR10102T1CON0104TON—TSIDL—元器件交易网www.cecb2b.com

DS70118G-page 60Legend:u = uninitialized bitdsPIC30F2010

dsPIC30F2010

10.0

TIMER2/3 MODULE

For 32-bit timer/counter operation, Timer2 is the leastsignificant word and Timer3 is the most significant wordof the 32-bit timer. Note:

For 32-bit timer operation, T3CON controlbits are ignored. Only T2CON control bitsare used for setup and control. Timer 2clock and gate inputs are utilized for the32-bit timer module, but an interrupt isgenerated with the Timer3 interrupt flag(T3IF), and the interrupt is enabled withthe Timer3 interrupt enable bit (T3IE).

This section describes the 32-bit general purposeTimer module (Timer2/3) and associated operationalmodes. Figure10-1 depicts the simplified block dia-gram of the 32-bit Timer2/3 module. Figure10-2 andFigure10-3 show Timer2/3 configured as twoindependent 16-bit timers; Timer2 and Timer3,respectively.Note:

Timer2 is a ‘Type B’ timer and Timer3 is a‘Type C’ timer. Please refer to the appro-priate timer type in Section22.0 “Electri-cal Characteristics” of this document.

16-bit Mode: In the 16-bit mode, Timer2 and Timer3can be configured as two independent 16-bit timers.Each timer can be set up in either 16-bit Timer mode or16-bit Synchronous Counter mode. See Section9.0“Timer1 Module” for details on these two operatingmodes.

The only functional difference between Timer2 andTimer3 is that Timer2 provides synchronization of theclock prescaler output. This is useful for high frequencyexternal clock inputs.

32-bit Timer Mode: In the 32-bit Timer mode, the timerincrements on every instruction cycle up to a matchvalue, preloaded into the combined 32-bit period regis-ter PR3/PR2, then resets to ‘0’ and continues to count.For synchronous 32-bit reads of the Timer2/Timer3pair, reading the least significant word (TMR2 register)will cause the most significant word (msw) to be readand latched into a 16-bit holding register, termedTMR3HLD.

For synchronous 32-bit writes, the holding register(TMR3HLD) must first be written to. When followed bya write to the TMR2 register, the contents of TMR3HLDwill be transferred and latched into the MSB of the32-bit timer (TMR3).

32-bit Synchronous Counter Mode: In the 32-bitSynchronous Counter mode, the timer increments onthe rising edge of the applied external clock signal,which is synchronized with the internal phase clocks.The timer counts up to a match value preloaded in thecombined 32-bit period register PR3/PR2, then resetsto ‘0’ and continues.

When the timer is configured for the SynchronousCounter mode of operation and the CPU goes into theIdle mode, the timer will stop incrementing, unless theTSIDL (T2CON<13>) bit = ‘0’. If TSIDL = ‘1’, the timermodule logic will resume the incrementing sequenceupon termination of the CPU Idle mode.

The Timer2/3 module is a 32-bit timer, which can beconfigured as two 16-bit timers, with selectable operat-ing modes. These timers are utilized by otherperipheral modules such as:•Input Capture

•Output Compare/Simple PWM

The following sections provide a detailed description,including setup and control registers, along with asso-ciated block diagrams for the operational modes of thetimers.

The 32-bit timer has the following modes:•Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)•Single 32-bit Timer operation

•Single 32-bit Synchronous Counter

Further, the following operational characteristics aresupported:•••••

ADC Event TriggerTimer Gate Operation

Selectable Prescaler Settings

Timer Operation during Idle and Sleep modesInterrupt on a 32-bit Period Register Match

These operating modes are determined by setting theappropriate bit(s) in the 16-bit T2CON and T3CONSFRs.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 10-1:

32-BIT TIMER2/3 BLOCK DIAGRAM

Data Bus<15:0>

TMR3HLD

Write TMR2Read TMR2

16Reset

TMR3 MSB

ADC Event Trigger

Equal1616

TMR2 LSB

Sync

Comparator x 32

PR3 PR2 0

T3IF

Event Flag

DCKTCSTGATETGATE(T2CON<6>)TGATE(T2CON<6>)

T2CK

GateSyncTCY

1 X0 10 0TON

TCKPS<1:0>

Prescaler1, 8, , 256

Note:

Timer Configuration bit T32, T2CON(<3>) must be set to 1 for a 32-bit timer/counter operation. All controlbits are respective to the T2CON register.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 10-2:

16-BIT TIMER2 BLOCK DIAGRAM (TYPE B TIMER)

Equal

PR2

Comparator x 16

Reset 01TGATE

TMR2Sync

T2IF

Event Flag

DCK

TGATE

TCSTGATET2CK

GateSyncTCY

1 X0 10 0TON

TCKPS<1:0>

Prescaler1, 8, , 256

FIGURE 10-3:16-BIT TIMER3 BLOCK DIAGRAM (TYPE C TIMER)

PR3

ADC Event Trigger

Equal

Comparator x 16

Reset 01TGATE

TMR3

T3IF

Event Flag

DCK

TGATE

TCSTGATESync

SeeNOTETCY

1 X0 10 0TON

TCKPS<1:0>

2Prescaler 1, 8, , 256Note:

The dsPIC30F2010 does not have an external pin input to TIMER3. The following modes should not be used:1. TCS = 1

2. TCS = 0 and TGATE = 1 (gated time accumulation)

元器件交易网www.cecb2b.com

dsPIC30F2010

10.1

Timer Gate Operation

10.4

The 32-bit timer can be placed in the Gated Time Accu-mulation mode. This mode allows the internal TCY toincrement the respective timer when the gate input sig-nal (T2CK pin) is asserted high. Control bit TGATE(T2CON<6>) must be set to enable this mode. When inthis mode, Timer2 is the originating clock source. TheTGATE setting is ignored for Timer3. The timer must beenabled (TON = 1) and the timer clock source set tointernal (TCS = 0).

The falling edge of the external signal terminates thecount operation, but does not reset the timer. The usermust reset the timer in order to start counting from zero.

Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will not operate,because the internal clocks are disabled.

10.5Timer Interrupt

10.2ADC Event Trigger

The 32-bit timer module can generate an interrupt onperiod match, or on the falling edge of the external gatesignal. When the 32-bit timer count matches therespective 32-bit period register, or the falling edge ofthe external “gate” signal is detected, the T3IF bit(IFS0<7>) is asserted and an interrupt will be gener-ated if enabled. In this mode, the T3IF interrupt flag isused as the source of the interrupt. The T3IF bit mustbe cleared in software.

Enabling an interrupt is accomplished via therespective timer interrupt enable bit, T3IE (IEC0<7>).

When a match occurs between the 32-bit timer (TMR3/TMR2) and the 32-bit combined period register (PR3/PR2), a special ADC trigger event signal is generatedby Timer3.

10.3Timer Prescaler

The input clock (FOSC/4 or external clock) to the timerhas a prescale option of 1:1, 1:8, 1:, and 1:256selected by control bits TCKPS<1:0> (T2CON<5:4>and T3CON<5:4>). For the 32-bit timer operation, theoriginating clock source is Timer2. The prescaler oper-ation for Timer3 is not applicable in this mode. Theprescaler counter is cleared when any of the followingoccurs:

•a write to the TMR2/TMR3 register

•clearing either of the TON (T2CON<15> or T3CON<15>) bits to ‘0’

•device Reset such as POR and BOR

However, if the timer is disabled (TON = 0), then theTimer 2 prescaler cannot be reset, since the prescalerclock is halted.

TMR2/TMR3 is not cleared when T2CON/T3CON iswritten.

TABLE 10-1:Bit 11Timer2 RegisterTimer3 Holding Register (For 32-bit timer operations only)Timer3 RegisterPeriod Register 2Period Register 3——————TGATETCKPS1TCKPS0——TCS—————TGATETCKPS1TCKPS0T32—TCS—uuuu uuuu uuuu uuuu1111 1111 1111 11111111 1111 1111 11110000 0000 0000 00000000 0000 0000 0000uuuu uuuu uuuu uuuuuuuu uuuu uuuu uuuuBit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateTIMER2/3 REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12TMR20106TMR3HLD0108TMR3010APR2010CPR3010E元器件交易网www.cecb2b.com

Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.dsPIC30F2010

DS70118G-page 65

元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

11.0

INPUT CAPTURE MODULE

The key operational features of the Input Capturemodule are:

•Simple Capture Event mode

•Timer2 and Timer3 mode selection•Interrupt on input capture event

These operating modes are determined by setting theappropriate bits in the ICxCON register (where x =1,2,...,N). The dsPIC DSC devices contain up to 8 capture channels, (i.e., the maximum value of N is 8).Note:

The dsPIC30F2010 device has fourcapture inputs – IC1, IC2, IC7 and IC8.The naming of these four capture chan-nels is intentional and preserves softwarecompatibility with other dsPIC DSCdevices.

This section describes the Input Capture module andassociated operational modes. The features providedby this module are useful in applications requiring Fre-quency (Period) and Pulse measurement. Figure11-1depicts a block diagram of the Input Capture module.Input capture is useful for such modes as:•Frequency/Period/Pulse Measurements•Additional sources of External Interrupts

FIGURE 11-1:INPUT CAPTURE MODE BLOCK DIAGRAM

From General Purpose Timer ModuleT2_CNT

T3_CNT

ICxPin

Prescaler1, 4, 16

ClockSynchronizer

ICM<2:0> Mode SelectICBNE, ICOV

ICI<1:0>

ICxCON

InterruptLogic

EdgeDetectionLogic

FIFOR/WLogic

ICxBUF

16ICTMR

10Data Bus

Set Flag ICxIF

Note:

Where ‘x’ is shown, reference is made to the registers or bits associated to the respective inputcapture channels 1 through N.

元器件交易网www.cecb2b.com

dsPIC30F2010

11.1

Simple Capture Event Mode

11.1.3

The simple capture events in the dsPIC30F productfamily are:•••••

Capture every falling edgeCapture every rising edgeCapture every 4th rising edgeCapture every 16th rising edge

Capture every rising and falling edge

TIMER2 AND TIMER3 SELECTION MODE

The input capture module consists of up to 8 input cap-ture channels. Each channel can select between one oftwo timers for the time base, Timer2 or Timer3.Selection of the timer resource is accomplishedthrough SFR bit ICTMR (ICxCON<7>). Timer3 is thedefault timer resource available for the input capturemodule.

These simple Input Capture modes are configured bysetting the appropriate bits ICM<2:0> (ICxCON<2:0>).

11.1.4HALL SENSOR MODE

11.1.1CAPTURE PRESCALER

There are four input capture prescaler settings, speci-fied by bits ICM<2:0> (ICxCON<2:0>). Whenever thecapture channel is turned off, the prescaler counter willbe cleared. In addition, any Reset will clear theprescaler counter.

When the input capture module is set for capture onevery edge, rising and falling, ICM<2:0> = 001, the fol-lowing operations are performed by the input capturelogic:

•The input capture interrupt flag is set on every edge, rising and falling.

•The interrupt on Capture mode setting bits, ICI<1:0>, is ignored, since every capture generates an interrupt.

•A capture overflow condition is not generated in this mode.

11.1.2CAPTURE BUFFER OPERATION

Each capture channel has an associated FIFO buffer,which is four 16-bit words deep. There are two statusflags, which provide status on the FIFO buffer:•ICBNE – Input Capture Buffer Not Empty•ICOV – Input Capture Overflow

The ICBFNE will be set on the first input capture eventand remain set until all capture events have been readfrom the FIFO. As each word is read from the FIFO, theremaining words are advanced by one position withinthe buffer.

In the event that the FIFO is full with four captureevents and a fifth capture event occurs prior to a readof the FIFO, an overflow condition will occur and theICOV bit will be set to a logic ‘1’. The fifth capture eventis lost and is not stored in the FIFO. No additionalevents will be captured until all four events have beenread from the buffer.

If a FIFO read is performed after the last read and nonew capture event has been received, the read willyield indeterminate results.

元器件交易网www.cecb2b.com

dsPIC30F2010

11.2

Input Capture Operation During Sleep and Idle Modes

11.2.2

INPUT CAPTURE IN CPU IDLE MODE

CPU Idle mode allows input capture module operationwith full functionality. In the CPU Idle mode, the interruptmode selected by the ICI<1:0> bits are applicable, aswell as the 4:1 and 16:1 capture prescale settings,which are defined by control bits ICM<2:0>. This moderequires the selected timer to be enabled. Moreover, theICSIDL bit must be asserted to a logic ‘0’.

If the input capture module is defined as ICM<2:0> =111 in CPU Idle mode, the input capture pin will serveonly as an external interrupt pin.

An input capture event will generate a device wake-upor interrupt, if enabled, if the device is in CPU Idle orSleep mode.

Independent of the timer being enabled, the inputcapture module will wake-up from the CPU Sleep orIdle mode when a capture event occurs, if ICM<2:0> =111 and the interrupt enable bit is asserted. The samewake-up can generate an interrupt, if the conditions forprocessing the interrupt have been satisfied. Thewake-up feature is useful as a method of adding extraexternal pin interrupts.

11.3Input Capture Interrupts

11.2.1

INPUT CAPTURE IN CPU SLEEP MODE

CPU Sleep mode allows input capture module opera-tion with reduced functionality. In the CPU Sleepmode, the ICI<1:0> bits are not applicable, and theinput capture module can only function as an externalinterrupt source.

The capture module must be configured for interruptonly on the rising edge (ICM<2:0> = 111), in order forthe input capture module to be used while the deviceis in Sleep mode. The prescale settings of 4:1 or 16:1are not applicable in this mode.

The input capture channels have the ability to generatean interrupt, based upon the selected number of cap-ture events. The selection number is set by control bitsICI<1:0> (ICxCON<6:5>).

Each channel provides an interrupt flag (ICxIF) bit. Therespective capture channel interrupt flag is located inthe corresponding IFSx status register.

Enabling an interrupt is accomplished via the respec-tive capture channel interrupt enable (ICxIE) bit. Thecapture interrupt enable bit is located in thecorresponding IEC Control register.

TABLE 11-1:Bit 11Input 1 Capture Register—Input 2 Capture Register—Input 3 Capture Register—Input 4 Capture Register—Input 5 Capture Register—Input 6 Capture Register—Input 7 Capture Register—Input 8 Capture Register————ICTMRICI<1:0>ICOVICBNEICM<2:0>———ICTMRICI<1:0>ICOVICBNEICM<2:0>———ICTMRICI<1:0>ICOVICBNEICM<2:0>———ICTMRICI<1:0>ICOVICBNEICM<2:0>———ICTMRICI<1:0>ICOVICBNEICM<2:0>———ICTMRICI<1:0>ICOVICBNEICM<2:0>———ICTMRICI<1:0>ICOVICBNEICM<2:0>0000 0000 0000 0000uuuu uuuu uuuu uuuu0000 0000 0000 0000uuuu uuuu uuuu uuuu0000 0000 0000 0000uuuu uuuu uuuu uuuu0000 0000 0000 0000uuuu uuuu uuuu uuuu0000 0000 0000 0000uuuu uuuu uuuu uuuu0000 0000 0000 0000uuuu uuuu uuuu uuuu0000 0000 0000 0000uuuu uuuu uuuu uuuuuuuu uuuu uuuu uuuuINPUT CAPTURE REGISTER MAPBit 10———ICTMRICI<1:0>ICOVICBNEICM<2:0>0000 0000 0000 0000SFR NameAddr.Bit 15Bit 14Bit 13Bit 12Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateIC1BUF0140IC1CON0142——ICSIDL—元器件交易网www.cecb2b.com

DS70118G-page 70IC2BUF0144IC2CON0146——ICSIDL—IC3BUF0148IC3CON014A——ICSIDL—IC4BUF014CIC4CON014E——ICSIDL—dsPIC30F2010

IC5BUF0150IC5CON0152——ICSIDL—IC6BUF0154IC6CON0156——ICSIDL—IC7BUF0158IC7CON015A——ICSIDL—IC8BUF015CIC8CON015E——ICSIDL—Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.© 2006 Microchip Technology Inc.元器件交易网www.cecb2b.com

dsPIC30F2010

12.0

OUTPUT COMPARE MODULE

The key operational features of the Output Comparemodule include:••••••

Timer2 and Timer3 Selection modeSimple Output Compare Match modeDual Output Compare Match modeSimple PWM mode

Output Compare during Sleep and Idle modesInterrupt on Output Compare/PWM Event

This section describes the Output Compare moduleand associated operational modes. The features pro-vided by this module are useful in applications requiringoperational modes such as:

•Generation of Variable Width Output Pulses•Power Factor Correction

Figure12-1 depicts a block diagram of the OutputCompare module.

These operating modes are determined by settingtheappropriate bits in the 16-bit OCxCON SFR (wherex = 1 and 2).

OCxRS and OCxR in the figure represent the DualCompare registers. In the Dual Compare mode, theOCxR register is used for the first compare and OCxRSis used for the second compare.

FIGURE 12-1: OUTPUT COMPARE MODE BLOCK DIAGRAM

Set Flag bitOCxIF

OCxRS OutputLogic3

Comparator0 1OCTSEL

0 OCM<2:0>Mode Select

SQR

Output Enable

OCFA

(for x = 1 and 2)

1OCxR OCx

From General PurposeTimer Module

TMR2<15:0>

TMR3<15:0>T2P2_MATCHT3P3_MATCHNote:

Where ‘x’ is shown, reference is made to the registers associated with the respective output comparechannels 1and 2.

元器件交易网www.cecb2b.com

dsPIC30F2010

12.1

Timer2 and Timer3 Selection Mode

12.3.2

CONTINUOUS PULSE MODE

Each output compare channel can select between oneof two 16-bit timers: Timer2 or Timer3.

The selection of the timers is controlled by the OCTSELbit (OCxCON<3>). Timer2 is the default timer resourcefor the Output Compare module.

For the user to configure the module for the generationof a continuous stream of output pulses, the followingsteps are required:

•Determine instruction cycle time TCY.

•Calculate desired pulse value based on TCY.

•Calculate timer to start pulse width from timer start value of 0x0000.

•Write pulse width start and stop times into OCxR and OCxRS (x denotes channel 1, 2) compare registers, respectively.

•Set timer period register to value equal to, or greater than, value in OCxRS compare register.•Set OCM<2:0> = 101.

•Enable timer, TON (TxCON<15>) = 1.

12.2

Simple Output Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 001,010 or 011, the selected output compare channel isconfigured for one of three simple Output CompareMatch modes:

•Compare forces I/O pin low•Compare forces I/O pin high•Compare toggles I/O pin

The OCxR register is used in these modes. The OCxRregister is loaded with a value and is compared to theselected incrementing timer count. When a compareoccurs, one of these Compare Match modes occurs. Ifthe counter resets to zero before reaching the value inOCxR, the state of the OCx pin remains unchanged.

12.4Simple PWM Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 110or 111, the selected output compare channel is config-ured for the PWM mode of operation. When configuredfor the PWM mode of operation, OCxR is the main latch(read-only) and OCxRS is the secondary latch. Thisenables glitchless PWM transitions.

The user must perform the following steps in order toconfigure the output compare module for PWMoperation:1.2.3.4.

Set the PWM period by writing to the appropriateperiod register.

Set the PWM duty cycle by writing to the OCxRSregister.

Configure the output compare module for PWMoperation.

Set the TMRx prescale value and enable theTimer, TON (TxCON<15>) = 1.

12.3Dual Output Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 100or 101, the selected output compare channel is config-ured for one of two Dual Output Compare modes,which are:

•Single Output Pulse mode

•Continuous Output Pulse mode

12.3.1SINGLE PULSE MODE

For the user to configure the module for the generationof a single output pulse, the following steps arerequired (assuming timer is off):

•Determine instruction cycle time TCY.

•Calculate desired pulse width value based on TCY.•Calculate time to start pulse from timer start value of 0x0000.

•Write pulse width start and stop times into OCxR and OCxRS compare registers (x denotes channel 1, 2).

•Set timer period register to value equal to, or greater than, value in OCxRS compare register.•Set OCM<2:0> = 100.

•Enable timer, TON (TxCON<15>) = 1.

To initiate another single pulse, issue another write toset OCM<2:0> = 100.

12.4.1

INPUT PIN FAULT PROTECTION FOR PWM

When control bits OCM<2:0> (OCxCON<2:0>) = 111,the selected output compare channel is again config-ured for the PWM mode of operation, with theadditional feature of input fault protection. While in thismode, if a logic ‘0’ is detected on the OCFA/B pin, therespective PWM output pin is placed in the high-imped-ance input state. The OCFLT bit (OCxCON<4>)indicates whether a Fault condition has occurred. Thisstate will be maintained until both of the followingevents have occurred:

•The external Fault condition has been removed. •The PWM mode has been re-enabled by writing to the appropriate control bits.

元器件交易网www.cecb2b.com

dsPIC30F2010

12.4.2

PWM PERIOD

12.5

The PWM period is specified by writing to the PRx reg-ister. The PWM period can be calculated usingEquation12-1.

Output Compare Operation During CPU Sleep Mode

EQUATION 12-1:PWM PERIOD

PWM period =[(PRx) + 1] • 4 • TOSC •

(TMRx prescale value)PWM frequency is defined as 1 / [PWM period].When the selected TMRx is equal to its respectiveperiod register, PRx, the following four events occur onthe next increment cycle:

•TMRx is cleared.•The OCx pin is set.

-Exception 1: If PWM duty cycle is 0x0000, the OCx pin will remain low.

-Exception 2: If duty cycle is greater than PRx, the pin will remain high.

•The PWM duty cycle is latched from OCxRS into OCxR.

•The corresponding timer interrupt flag is set.See Figure12-1 for key PWM period comparisons.Timer3 is referred to in the figure for clarity.

When the CPU enters the Sleep mode, all internalclocks are stopped. Therefore, when the CPU entersthe Sleep state, the output compare channel will drivethe pin to the active state that was observed prior toentering the CPU Sleep state.

For example, if the pin was high when the CPUentered the Sleep state, the pin will remain high. Like-wise, if the pin was low when the CPU entered theSleep state, the pin will remain low. In either case, theoutput compare module will resume operation whenthe device wakes up.

12.6

Output Compare Operation During CPU Idle Mode

When the CPU enters the Idle mode, the outputcompare module can operate with full functionality.The output compare channel will operate during theCPU Idle mode if the OCSIDL bit (OCxCON<13>) is atlogic ’0’ and the selected time base (Timer2 or Timer3)is enabled and the TSIDL bit of the selected timer isset to logic ‘0’.

FIGURE 12-1: PWM OUTPUT TIMING

Period

Duty Cycle

TMR3 = PR3T3IF = 1

(Interrupt Flag) OCxR = OCxRS

TMR3 = PR3T3IF = 1

(Interrupt Flag) OCxR = OCxRS

TMR3 = Duty Cycle (OCxR)TMR3 = Duty Cycle (OCxR)

12.7Output Compare Interrupts

The output compare channels have the ability to gener-ate an interrupt on a compare match, for whichever

Match mode has been selected.

For all modes except the PWM mode, when a compareevent occurs, the respective interrupt flag (OCxIF) isasserted and an interrupt will be generated, if enabled.The OCxIF bit is located in the corresponding IFSstatus register, and must be cleared in software. Theinterrupt is enabled via the respective compare inter-rupt enable (OCxIE) bit, located in the correspondingIEC Control register.

For the PWM mode, when an event occurs, the respec-tive timer interrupt flag (T2IF or T3IF) is asserted andan interrupt will be generated, if enabled. The IF bit islocated in the IFS0 status register, and must be clearedin software. The interrupt is enabled via the respectivetimer interrupt enable bit (T2IE or T3IE), located in theIEC0 Control register. The output compare interruptflag is never set during the PWM mode of operation.

TABLE 12-1:Bit 11Output Compare 1 Master RegisterOutput Compare 1 Slave Register—Output Compare 2 Master RegisterOutput Compare 2 Slave Register———————OCFLT2OCTSEL2OCM<2:0>0000 0000 0000 00000000 0000 0000 00000000 0000 0000 0000——————OCFLT1OCTSEL1OCM<2:0>0000 0000 0000 00000000 0000 0000 00000000 0000 0000 0000Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateOUTPUT COMPARE REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12OC1RS0180OC1R0182OC1CON0184—OCFRZOCSIDL—元器件交易网www.cecb2b.com

DS70118G-page 74OC2RS0186OC2R0188OC2CON018A—OCFRZOCSIDL—Legend:u = uninitialized bitdsPIC30F2010

dsPIC30F2010

13.0

QUADRATURE ENCODER INTERFACE (QEI) MODULE

The Quadrature Encoder Interface (QEI) is a key fea-ture requirement for several motor control applications,such as Switched Reluctance (SR) and AC InductionMotor (ACIM). The operational features of the QEI are,but not limited to:

•Three input channels for two phase signals and index pulse

•16-bit up/down position counter•Count direction status

•Position Measurement (x2 and x4) mode•Programmable digital noise filters on inputs•Alternate 16-bit Timer/Counter mode•Quadrature Encoder Interface interrupts

These operating modes are determined by setting theappropriate bits QEIM<2:0> (QEICON<10:8>).Figure13-1 depicts the Quadrature Encoder Interfaceblock diagram.

This section describes the Quadrature Encoder Inter-face (QEI) module and associated operational modes.The QEI module provides the interface to incrementalencoders for obtaining motor positioning data. Incre-mental encoders are very useful in motor controlapplications.

FIGURE 13-1:QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM

TQCKPS<1:0>Sleep Input SynchronizeDetTCY TQCS01

QEIM<2:0>0

2 Prescaler 1, 8, , 256TQGATEDCKQQQEIIFEvent Flag QEAProgrammableDigital FilterUPDN_SRC01QEICON<11>2QuadratureEncoderInterface Logic3QEIM<2:0> Mode Select16-bit Up/Down Counter(POSCNT)ResetComparator/Zero DetectEqualMax Count Register(MAXCNT) QEBProgrammableDigital Filter INDXProgrammableDigital Filter3© 2006 Microchip Technology Inc.DS70118G-page 75

元器件交易网www.cecb2b.com

dsPIC30F2010

13.1

Quadrature Encoder Interface Logic

13.2.2

POSITION COUNTER RESET

The Position Counter Reset Enable bit, POSRES(QEI<2>) controls whether the position counter is resetwhen the index pulse is detected. This bit is onlyapplicable when QEIM<2:0> = ‘100’ or ‘110’.

If the POSRES bit is set to ‘1’, then the position counteris reset when the index pulse is detected. If thePOSRES bit is set to ‘0’, then the position counter is notreset when the index pulse is detected. The positioncounter will continue counting up or down, and will bereset on the rollover or underflow condition.

When selecting the INDX signal to reset the positioncounter (POSCNT), the user has to specify the stateson QEA and QEB input pins. These states have to bematched in order for a reset to occur. These states areselected by the IMV<1:0> bit in the DFLTCON <10:9>register.

The IMV<1:0> (Index Match Value) bit allows the userto specify the state of the QEA and QEB input pinsduring an index pulse when the POSCNT register is tobe reset.

In 4X Quadrature Count Mode:

IMV1=Required state of phase B input signal for

match on index pulse

IMV0=Required state of phase A input signal for

match on index pulseIn 2X Quadrature Count Mode:

IMV1=Selects phase input signal for index state

match (0 = Phase A, 1 = Phase B)

IMV0=Required state of the selected phase input

signal for match on index pulseThe interrupt is still generated on the detection of theindex pulse and not on the position counter overflow/underflow.

A typical incremental (a.k.a. optical) encoder has threeoutputs: Phase A, Phase B, and an index pulse. Thesesignals are useful and often required in position andspeed control of ACIM and SR motors.

The two channels, Phase A (QEA) and Phase B (QEB),have a unique relationship. If Phase A leads Phase B,then the direction (of the motor) is deemed positive orforward. If Phase A lags Phase B, then the direction (ofthe motor) is deemed negative or reverse.

A third channel, termed index pulse, occurs once perrevolution and is used as a reference to establish anabsolute position. The index pulse coincides withPhase A and Phase B, both low.

13.2

16-bit Up/Down Position Counter Mode

The 16-bit Up/Down Counter counts up or down onevery count pulse, which is generated by the differenceof the Phase A and Phase B input signals. The counteracts as an integrator, whose count value is proportionalto position. The direction of the count is determined bythe UPDN signal, which is generated by theQuadrature Encoder Interface Logic.

13.2.1

POSITION COUNTER ERROR CHECKING

Position count error checking in the QEI is provided forand indicated by the CNTERR bit (QEICON<15>). Theerror checking only applies when the position counteris configured for Reset on the Index Pulse modes(QEIM<2:0> = ‘110’ or ‘100’). In these modes, thecontents of the POSCNT register is compared with thevalues (0xFFFF or MAXCNT + 1, depending on direc-tion). If these values are detected, an error condition isgenerated by setting the CNTERR bit and a QEI counterror interrupt is generated. The QEI count errorinterrupt can be disabled by setting the CEID bit(DFLTCON<8>). The position counter continues tocount encoder edges after an error has been detected.The POSCNT register continues to count up/down untila natural rollover/underflow. No interrupt is generatedfor the natural rollover/underflow event. The CNTERRbit is a read/write bit and reset in software by the user.

13.2.3COUNT DIRECTION STATUS

As mentioned in the previous section, the QEI logicgenerates an UPDN signal, based upon the relation-ship between Phase A and Phase B. In addition to theoutput pin, the state of this internal UPDN signal issupplied to a SFR bit UPDN (QEICON<11>) as a read-only bit.Note:

QEI pins are multiplexed with analoginputs. User must insure that all QEI asso-ciated pins are set as digital inputs in theADPCFG register.

元器件交易网www.cecb2b.com

dsPIC30F2010

13.3

Position Measurement Mode

13.5

Alternate 16-bit Timer/Counter

There are two Measurement modes which are sup-ported and are termed x2 and x4. These modes areselected by the QEIM<2:0> mode select bits located inSFR QEICON<10:8>.

When control bits QEIM<2:0> = 100 or 101, the x2Measurement mode is selected and the QEI logic onlylooks at the Phase A input for the position counterincrement rate. Every rising and falling edge of thePhase A signal causes the position counter to be incre-mented or decremented. The Phase B signal is stillutilized for the determination of the counter direction,just as in the x4 mode.

Within the x2 Measurement mode, there are twovariations of how the position counter is reset:1.2.

Position counter reset by detection of indexpulse, QEIM<2:0> = 100.

Position counter reset by match with MAXCNT,QEIM<2:0> = 101.

When the QEI module is not configured for the QEImode QEIM<2:0> = 001, the module can be configuredas a simple 16-bit timer/counter. The setup and controlof the auxiliary timer is accomplished through theQEICON SFR register. This timer functions identicallyto Timer1. The QEA pin is used as the timer clock input.When configured as a timer, the POSCNT registerserves as the Timer Count Register and the MAXCNTregister serves as the Period Register. When a timer/period register match occur, the QEI interrupt flag willbe asserted.

The only exception between the general purpose tim-ers and this timer is the added feature of external Up/Down input select. When the UPDN pin is assertedhigh, the timer will increment up. When the UPDN pinis asserted low, the timer will be decremented.Note:

Changing the Operational mode (i.e., fromQEI to Timer or vice versa), will not affectthe Timer/Position Count Register contents.

When control bits QEIM<2:0> = 110 or 111, the x4Measurement mode is selected and the QEI logic looksat both edges of the Phase A and Phase B input sig-nals. Every edge of both signals causes the positioncounter to increment or decrement.

Within the x4 Measurement mode, there are twovariations of how the position counter is reset:1.2.

Position counter reset by detection of indexpulse, QEIM<2:0> = 110.

Position counter reset by match with MAXCNT,QEIM<2:0> = 111.

The UPDN control/status bit (QEICON<11>) can beused to select the count direction state of the Timer reg-ister. When UPDN = 1, the timer will count up. WhenUPDN = 0, the timer will count down.

In addition, control bit UPDN_SRC (QEICON<0>)determines whether the timer count direction state isbased on the logic state, written into the UPDN control/status bit (QEICON<11>), or the QEB pin state. WhenUPDN_SRC = 1, the timer count direction is controlledfrom the QEB pin. Likewise, when UPDN_SRC = 0, thetimer count direction is controlled by the UPDN bit.Note:

This Timer does not support the ExternalAsynchronous Counter mode of operation.If using an external clock source, the clockwill automatically be synchronized to theinternal instruction cycle.

The x4 Measurement mode provides for finer resolu-tion data (more position counts) for determining motorposition.

13.4

Programmable Digital Noise Filters

13.6

13.6.1

The digital noise filter section is responsible for reject-ing noise on the incoming capture or quadrature sig-nals. Schmitt Trigger inputs and a three-clock cycledelay filter combine to reject low level noise and large,short duration noise spikes that typically occur in noiseprone applications, such as a motor system.

The filter ensures that the filtered output signal is notpermitted to change until a stable value has beenregistered for three consecutive clock cycles.

For the QEA, QEB and INDX pins, the clock divide fre-quency for the digital filter is programmed by bitsQECK<2:0> (DFLTCON<6:4>) and are derived fromthe base instruction cycle TCY.

To enable the filter output for channels QEA, QEB andINDX, the QEOUT bit must be ‘1’. The filter network forall channels is disabled on POR and BOR.

QEI Module Operation During CPU Sleep Mode

QEI OPERATION DURING CPU SLEEP MODE

The QEI module will be halted during the CPU Sleepmode.

13.6.2

TIMER OPERATION DURING CPU SLEEP MODE

During CPU Sleep mode, the timer will not operate,because the internal clocks are disabled.

元器件交易网www.cecb2b.com

dsPIC30F2010

13.7

QEI Module Operation During CPU Idle Mode

13.8

Quadrature Encoder Interface Interrupts

Since the QEI module can function as a quadratureencoder interface, or as a 16-bit timer, the followingsection describes operation of the module in bothmodes.

The quadrature encoder interface has the ability togenerate an interrupt on occurrence of the followingevents:

•Interrupt on 16-bit up/down position counter rollover/underflow

•Detection of qualified index pulse, or if CNTERR bit is set

•Timer period match event (overflow/underflow)•Gate accumulation event

The QEI interrupt flag bit, QEIIF, is asserted uponoccurrence of any of the above events. The QEIIF bitmust be cleared in software. QEIIF is located in theIFS2 status register.

Enabling an interrupt is accomplished via the respec-tive enable bit, QEIIE. The QEIIE bit is located in theIEC2 Control register.

13.7.1

QEI OPERATION DURING CPU IDLE MODE

When the CPU is placed in the Idle mode, the QEImodule will operate if the QEISIDL bit (QEICON<13>)= 0. This bit defaults to a logic ‘0’ upon executing PORand BOR. For halting the QEI module during the CPUIdle mode, QEISIDL should be set to ‘1’.

13.7.2

TIMER OPERATION DURING CPU IDLE MODE

When the CPU is placed in the Idle mode and the QEImodule is configured in the 16-bit Timer mode, the16-bit timer will operate if the QEISIDL bit(QEICON<13>) = 0. This bit defaults to a logic ‘0’ uponexecuting POR and BOR. For halting the timer moduleduring the CPU Idle mode, QEISIDL should be setto‘1’.

If the QEISIDL bit is cleared, the timer will functionnormally, as if the CPU Idle mode had not beenentered.

TABLE 13-1:Bit 10—QECK2QECK1QECK0————0000 0000 0000 00000000 0000 0000 00001111 1111 1111 1111TQGATETQCKPS1TQCKPS0POSRESTQCSUPDN_SRC0000 0000 0000 0000Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateQEI REGISTER MAPSFR Name— Position Counter<15:0>Maximun Count<15:0>IMV1IMV0CEIDQEOUTAddr.Bit 15Bit 14Bit 13Bit 12Bit 11QEICON0122CNTERR—QEISIDLINDXUPDNQEIM2QEIM1QEIM0SWPABDFLTCON0124————POSCNT0126MAXCNT0128元器件交易网www.cecb2b.com

Note:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.dsPIC30F2010

DS70118G-page 79

元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

14.0

MOTOR CONTROL PWM MODULE

•Single Pulse Generation mode

•Interrupt support for asymmetrical updates in Center-Aligned mode

•Output override control for Electrically Commutative Motor (ECM) operation

•‘Special Event’ comparator for scheduling other peripheral events

•FLTA pins to optionally drive each of the PWM output pins to a defined stateThis module contains 3 duty cycle generators, num-bered 1 through 3. The module has 6 PWM output pins,numbered PWM1H/PWM1L through PWM3H/PWM3L.The six I/O pins are grouped into high/low numberedpairs, denoted by the suffix H or L, respectively. Forcomplementary loads, the low PWM pins are alwaysthe complement of the corresponding high I/O pin.A simplified block diagram of the Motor Control PWMmodules is shown in Figure14-1.

The PWM module allows several modes of operationwhich are beneficial for specific power controlapplications.

This module simplifies the task of generating multiple,synchronized Pulse Width Modulated (PWM) outputs.In particular, the following power and motion controlapplications are supported by the PWM module:••••••••

Three Phase AC Induction MotorSwitched Reluctance (SR) MotorBrushless DC (BLDC) Motor

Uninterruptible Power Supply (UPS)6 PWM I/O pins with 3 duty cycle generatorsUp to 16-bit resolution

‘On-the-Fly’ PWM frequency changesEdge and Center-Aligned Output modes

The PWM module has the following features:

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 14-1:PWM BLOCK DIAGRAM PWMCON1PWM Enable and Mode SFRsPWMCON2DTCON1FLTACONOVDCONDead-Time Control SFRFLTA Pin Control SFRPWM ManualControl SFRPWM Generator #3PDC3 Buffer16-bit Data BusPDC3ComparatorChannel 3 Dead-TimeGenerator and Override LogicPWM3HPWM3LPTMRPWM Generator#2Channel 2 Dead-TimeGenerator and Override LogicOutputDriverBlockPWM2HPWM2LComparatorPWM Generator#1PTPERChannel 1 Dead-TimeGenerator and Override LogicPWM1HPWM1LFLTAPTPER BufferPTCONComparatorSEVTDIRSEVTCMPPTDIRSpecial EventPostscalerSpecial Event Trigger PWM Time BaseNote: Details of PWM Generator #1 and #2 not shown for clarity.DS70118G-page 82© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

14.1

PWM Time Base

14.1.1

FREE RUNNING MODE

The PWM time base is provided by a 15-bit timer witha prescaler and postscaler. The time base is accessiblevia the PTMR SFR. PTMR<15> is a read-only statusbit, PTDIR, that indicates the present count direction ofthe PWM time base. If PTDIR is cleared, PTMR iscounting upwards. If PTDIR is set, PTMR is countingdownwards. The PWM time base is configured via thePTCON SFR. The time base is enabled/disabled bysetting/clearing the PTEN bit in the PTCON SFR.PTMR is not cleared when the PTEN bit is cleared insoftware.

The PTPER SFR sets the counting period for PTMR.The user must write a 15-bit value to PTPER<14:0>.When the value in PTMR<14:0> matches the value inPTPER<14:0>, the time base will either Reset to ‘0’, orreverse the count direction on the next occurring clockcycle. The action taken depends on the Operatingmode of the time base.Note:

If the period register is set to 0x0000, thetimer will stop counting, and the interruptand the special event trigger will not begenerated, even if the special event valueis also 0x0000. The module will not updatethe period register if it is already at0x0000; therefore, the user must disablethe module in order to update the periodregister.

In the Free Running mode, the PWM time base countsupwards until the value in the Time Base Period regis-ter (PTPER) is matched. The PTMR register is reset onthe following input clock edge and the time base willcontinue to count upwards as long as the PTEN bitremains set.

When the PWM time base is in the Free Running mode(PTMOD<1:0> = 00), an interrupt event is generatedeach time a match with the PTPER register occurs andthe PTMR register is Reset to zero. The postscalerselection bits may be used in this mode of the timer toreduce the frequency of the interrupt events.

14.1.2SINGLE-SHOT MODE

In the Single-Shot Counting mode, the PWM time basebegins counting upwards when the PTEN bit is set.When the value in the PTMR register matches thePTPER register, the PTMR register will be reset on thefollowing input clock edge and the PTEN bit will becleared by the hardware to halt the time base.When the PWM time base is in the Single-Shot mode(PTMOD<1:0> = 01), an interrupt event is generatedwhen a match with the PTPER register occurs, thePTMR register is reset to zero on the following inputclock edge, and the PTEN bit is cleared. The postscalerselection bits have no effect in this mode of the timer.

The PWM time base can be configured for four differentmodes of operation:••••

Free Running modeSingle Shot mode

Continuous Up/Down Count mode

Continuous Up/Down Count mode with interrupts for double updates

14.1.3

CONTINUOUS UP/DOWN COUNTING MODES

These four modes are selected by the PTMOD<1:0>bits in the PTCON SFR. The Up/Down Counting modessupport center-aligned PWM generation. The SingleShot mode allows the PWM module to support pulsecontrol of certain Electronically Commutative Motors(ECMs).

The interrupt signals generated by the PWM time basedepend on the mode selection bits (PTMOD<1:0>) andthe postscaler bits (PTOPS<3:0>) in the PTCON SFR.

In the Continuous Up/Down Counting modes, the PWMtime base counts upwards until the value in the PTPERregister is matched. The timer will begin countingdownwards on the following input clock edge. ThePTDIR bit in the PTCON SFR is read-only and indi-cates the counting direction The PTDIR bit is set whenthe timer counts downwards.

In the Up/Down Counting mode (PTMOD<1:0> = 10),an interrupt event is generated each time the value ofthe PTMR register becomes zero and the PWM timebase begins to count upwards. The postscaler selec-tion bits may be used in this mode of the timer to reducethe frequency of the interrupt events.

元器件交易网www.cecb2b.com

dsPIC30F2010

14.1.4

DOUBLE UPDATE MODE

14.2PWM Period

In the Double Update mode (PTMOD<1:0> = 11), aninterrupt event is generated each time the PTMR regis-ter is equal to zero, as well as each time a period matchoccurs. The postscaler selection bits have no effect inthis mode of the timer.

The Double Update mode provides two additional func-tions to the user. First, the control loop bandwidth isdoubled because the PWM duty cycles can beupdated, twice per period. Second, asymmetrical cen-ter-aligned PWM waveforms can be generated, whichare useful for minimizing output waveform distortion incertain motor control applications.Note:

Programming a value of 0x0001 in theperiod register could generate a continu-ous interrupt pulse, and hence, must beavoided.

PTPER is a 15-bit register and is used to set the count-ing period for the PWM time base. PTPER is a double-buffered register. The PTPER buffer contents areloaded into the PTPER register at the followinginstances:

•Free Running and Single Shot modes: When the PTMR register is reset to zero after a match with the PTPER register.

•Up/Down Counting modes: When the PTMR register is zero.The value held in the PTPER buffer is automaticallyloaded into the PTPER register when the PWM timebase is disabled (PTEN = 0).

The PWM period can be determined usingEquation14-1:

14.1.5PWM TIME BASE PRESCALEREQUATION 14-1:PWM PERIOD

The input clock to PTMR (FOSC/4), has prescaleroptions of 1:1, 1:4, 1:16 or 1:, selected by control bitsPTCKPS<1:0> in the PTCON SFR. The prescalercounter is cleared when any of the following occurs: •a write to the PTMR register•a write to the PTCON register•any device Reset

The PTMR register is not cleared when PTCON iswritten.

TCY • (PTPER + 1)

TPWM =

(PTMR Prescale Value)

If the PWM time base is configured for one of the Up/Down Count modes, the PWM period is found usingEquation14-2.

EQUATION 14-2:

PWM PERIOD (UP/DOWN COUNT MODE)

14.1.6PWM TIME BASE POSTSCALER

The match output of PTMR can optionally be post-scaled through a 4-bit postscaler (which gives a 1:1 to1:16 scaling).

The postscaler counter is cleared when any of thefollowing occurs:

•a write to the PTMR register•a write to the PTCON register•any device Reset

The PTMR register is not cleared when PTCON is written.

TCY • 2 • (PTPER + 0.75)

TPWM =

(PTMR Prescale Value)

The maximum resolution (in bits) for a given deviceoscillator and PWM frequency can be determined usingEquation14-3:

EQUATION 14-3:PWM RESOLUTION

log (2 • TPWM / TCY)

Resolution =

log (2)

元器件交易网www.cecb2b.com

dsPIC30F2010

14.3

Edge-Aligned PWM

14.4

Center-Aligned PWM

Edge-aligned PWM signals are produced by the modulewhen the PWM time base is in the Free Running or Sin-gle Shot mode. For edge-aligned PWM outputs, the out-put has a period specified by the value in PTPER and aduty cycle specified by the appropriate duty cycle regis-ter (see Figure14-2). The PWM output is driven activeat the beginning of the period (PTMR = 0) and is driveninactive when the value in the duty cycle registermatches PTMR.

If the value in a particular duty cycle register is zero,then the output on the corresponding PWM pin will beinactive for the entire PWM period. In addition, the out-put on the PWM pin will be active for the entire PWMperiod if the value in the duty cycle register is greaterthan the value held in the PTPER register.

Center-aligned PWM signals are produced by the mod-ule when the PWM time base is configured in an Up/Down Counting mode (see Figure14-3).

The PWM compare output is driven to the active statewhen the value of the duty cycle register matches thevalue of PTMR and the PWM time base is countingdownwards (PTDIR = 1). The PWM compare output isdriven to the inactive state when the PWM time base iscounting upwards (PTDIR = 0) and the value in thePTMR register matches the duty cycle value. If the value in a particular duty cycle register is zero,then the output on the corresponding PWM pin will beinactive for the entire PWM period. In addition, the out-put on the PWM pin will be active for the entire PWMperiod if the value in the duty cycle register is equal tothe value held in the PTPER register.

FIGURE 14-2:EDGE-ALIGNED PWM

New Duty Cycle Latched

FIGURE 14-3:

PTPER

CENTER-ALIGNED PWM

Period/2

PTPER

PTMRValue

DutyCycle

Duty Cycle

Period

14.5

PWM Duty Cycle Comparison Units

There are four 16-bit Special Function Registers(PDC1, PDC2, PDC3 and PDC4) used to specify dutycycle values for the PWM module.

The value in each duty cycle register determines theamount of time that the PWM output is in the activestate. The duty cycle registers are 16 bits wide. TheLSb of a duty cycle register determines whether thePWM edge occurs in the beginning. Thus, the PWMresolution is effectively doubled.

元器件交易网www.cecb2b.com

dsPIC30F2010

14.5.1

DUTY CYCLE REGISTER BUFFERS

14.7Dead-Time Generators

The four PWM duty cycle registers are double-bufferedto allow glitchless updates of the PWM outputs. Foreach duty cycle, there is a duty cycle register that isaccessible by the user and a second duty cycle registerthat holds the actual compare value used in the presentPWM period.

For edge-aligned PWM output, a new duty cycle valuewill be updated whenever a match with the PTPER reg-ister occurs and PTMR is reset. The contents of theduty cycle buffers are automatically loaded into theduty cycle registers when the PWM time base is dis-abled (PTEN = 0) and the UDIS bit is cleared inPWMCON2.

When the PWM time base is in the Up/Down Countingmode, new duty cycle values are updated when thevalue of the PTMR register is zero and the PWM timebase begins to count upwards. The contents of the dutycycle buffers are automatically loaded into the dutycycle registers when the PWM time base is disabled(PTEN = 0).

When the PWM time base is in the Up/Down Countingmode with double updates, new duty cycle values areupdated when the value of the PTMR register is zero,and when the value of the PTMR register matches thevalue in the PTPER register. The contents of the dutycycle buffers are automatically loaded into the dutycycle registers when the PWM time base is disabled(PTEN = 0).

Dead-time generation may be provided when any ofthe PWM I/O pin pairs are operating in the Comple-mentary Output mode. The PWM outputs use Push-Pull drive circuits. Due to the inability of the power out-put devices to switch instantaneously, some amount oftime must be provided between the turn off event of onePWM output in a complementary pair and the turn onevent of the other transistor.

14.7.1DEAD-TIME GENERATORS

Each complementary output pair for the PWM modulehas a 6-bit down counter that is used to produce thedead-time insertion. As shown in Figure14-4, thedead-time unit has a rising and falling edge detectorconnected to the duty cycle comparison output.

14.7.2DEAD-TIME RANGES

The amount of dead time provided by the dead-timeunit is selected by specifying the input clock prescalervalue and a 6-bit unsigned value.

Four input clock prescaler selections have been pro-vided to allow a suitable range of dead times, based onthe device operating frequency. The dead-time clockprescaler value is selected using the DTAPS<1:0> andDTBPS<1:0> control bits in the DTCON1 SFR. One offour clock prescaler options (TCY, 2TCY, 4TCY or 8TCY)is selected for the dead-time value.

After the prescaler value is selected, the dead time isadjusted by loading a 6-bit unsigned value into theDTCON1 SFR.

The dead-time unit prescaler is cleared on the followingevents:

•On a load of the down timer due to a duty cycle comparison edge event.

•On a write to the DTCON1 register.•On any device Reset.Note:

The user should not modify the DTCON1values while the PWM module is operating(PTEN = 1). Unexpected results mayoccur.

14.6Complementary PWM Operation

In the Complementary mode of operation, each pair ofPWM outputs is obtained by a complementary PWMsignal. A dead time may be optionally inserted duringdevice switching, when both outputs are inactive for ashort period (Refer to Section14.7 “Dead-Time Gen-erators”).

In Complementary mode, the duty cycle comparisonunits are assigned to the PWM outputs as follows:•PDC1 register controls PWM1H/PWM1L outputs•PDC2 register controls PWM2H/PWM2L outputs•PDC3 register controls PWM3H/PWM3L outputsThe Complementary mode is selected for each PWMI/O pin pair by clearing the appropriate PMODx bit in thePWMCON1 SFR. The PWM I/O pins are set toComplementary mode by default upon a device Reset.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 14-4:

DEAD-TIME TIMING DIAGRAM

Duty Cycle Generator

PWMxH

PWMxL

14.8Independent PWM Output14.10PWM Output Override

The PWM output override bits allow the user to manu-ally drive the PWM I/O pins to specified logic states,independent of the duty cycle comparison units. All control bits associated with the PWM output over-ride function are contained in the OVDCON register.The upper half of the OVDCON register contains sixbits, POVDxH<3:1> and POVDxL<3:1>, that determinewhich PWM I/O pins will be overridden. The lower halfof the OVDCON register contains six bits,POUTxH<3:1> and POUTxL<3:1>, that determine thestate of the PWM I/O pins when a particular output isoverridden via the POVD bits.

An independent PWM Output mode is required for driv-ing certain types of loads. A particular PWM output pairis in the Independent Output mode when the corre-sponding PMOD bit in the PWMCON1 register is set.No dead-time control is implemented between adjacentPWM I/O pins when the module is operating in theIndependent mode and both I/O pins are allowed to beactive simultaneously.

In the Independent mode, each duty cycle generator isconnected to both of the PWM I/O pins in an outputpair. By using the associated duty cycle register andthe appropriate bits in the OVDCON register, the usermay select the following signal output options for eachPWM I/O pin operating in the Independent mode:•I/O pin outputs PWM signal•I/O pin inactive•I/O pin active

14.10.1COMPLEMENTARY OUTPUT MODE

14.9Single Pulse PWM Operation

When a PWMxL pin is driven active via the OVDCONregister, the output signal is forced to be the comple-ment of the corresponding PWMxH pin in the pair.Dead-time insertion is still performed when PWMchannels are overridden manually.

The PWM module produces single pulse outputs whenthe PTCON control bits PTMOD<1:0> = 10. Only edge-aligned outputs may be produced in the Single Pulsemode. In Single Pulse mode, the PWM I/O pin(s) aredriven to the active state when the PTEN bit is set.When a match with a duty cycle register occurs, thePWM I/O pin is driven to the inactive state. When amatch with the PTPER register occurs, the PTMR reg-ister is cleared, all active PWM I/O pins are driven tothe inactive state, the PTEN bit is cleared, and aninterrupt is generated.

14.10.2OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON2 register is set, alloutput overrides performed via the OVDCON registerare synchronized to the PWM time base. Synchronousoutput overrides occur at the following times:•Edge-Aligned mode, when PTMR is zero.

•Center-Aligned modes, when PTMR is zero and when the value of PTMR matches PTPER.

元器件交易网www.cecb2b.com

dsPIC30F2010

14.11PWM Output and Polarity Control

There are three device Configuration bits associatedwith the PWM module that provide PWM output pincontrol:

•HPOL Configuration bit•LPOL Configuration bit•PWMPIN Configuration bit

These three bits in the FPORBOR Configuration regis-ter (see Section 21) work in conjunction with the threePWM enable bits (PWMEN<3:1>) located in thePWMCON1 SFR. The Configuration bits and PWMenable bits ensure that the PWM pins are in the correctstates after a device Reset occurs. The PWMPIN con-figuration fuse allows the PWM module outputs to beoptionally enabled on a device Reset. If PWMPIN = 0,the PWM outputs will be driven to their inactive statesat Reset. If PWMPIN = 1 (default), the PWM outputswill be tri-stated. The HPOL bit specifies the polarity forthe PWMxH outputs, whereas the LPOL bit specifiesthe polarity for the PWMxL outputs.

cleared, the PWM I/O pin is driven to the inactive state.If the bit is set, the PWM I/O pin will be driven to theactive state. The active and inactive states are refer-enced to the polarity defined for each PWM I/O pin(HPOL and LPOL polarity control bits).

14.12.3FAULT INPUT MODES

The FLTA input pin has two modes of operation:•Latched Mode: When the FLTA pin is driven low, the PWM outputs will go to the states defined in the FLTACON register. The PWM outputs will remain in this state until the FLTA pin is driven high and the corresponding interrupt flag has been cleared in software. When both of these actions have occurred, the PWM outputs will

return to normal operation at the beginning of the next PWM cycle or half-cycle boundary. If the interrupt flag is cleared before the FLTA condition ends, the PWM module will wait until the FLTA pin is no longer asserted to restore the outputs.

•Cycle-by-Cycle Mode: When the FLTA input pin is driven low, the PWM outputs remain in the

defined FLTA states for as long as the FLTA pin is held low. After the FLTA pin is driven high, the PWM outputs return to normal operation at the beginning of the following PWM cycle or half-cycle boundary.

The Operating mode for the FLTA input pin is selectedusing the FLTAM control bit in the FLTACON SpecialFunction Register.

The FLTA pin can be controlled manually in software.

14.11.1OUTPUT PIN CONTROL

The PEN<3:1>H and PEN<3:1>L control bits in thePWMCON1 SFR enable each high PWM output pinand each low PWM output pin, respectively. If a partic-ular PWM output pin not enabled, it is treated as ageneral purpose I/O pin.

14.12PWM FLTA Pins

There is one FLTA pin (FLTA) associated with the PWMmodule. When asserted, this pin can optionally driveeach of the PWM I/O pins to a defined state.

14.13PWM Update Lockout

For a complex PWM application, the user may need towrite up to four duty cycle registers and the time baseperiod register, PTPER, at a given time. In some appli-cations, it is important that all buffer registers be writtenbefore the new duty cycle and period values are loadedfor use by the module.

The PWM update lockout feature is enabled by settingthe UDIS control bit in the PWMCON2 SFR. The UDISbit affects all duty cycle buffer registers and the PWMtime base period buffer, PTPER. No duty cyclechanges or period value changes will have effect whileUDIS = 1.

14.12.1FAULT PIN ENABLE BITS

The FLTACON SFR has 4 control bits that determinewhether a particular pair of PWM I/O pins is to be con-trolled by the FLTA input pin. To enable a specific PWMI/O pin pair for FLTA overrides, the corresponding bitshould be set in the FLTACON register.

If all enable bits are cleared in the FLTACON register,then the FLTA input pin has no effect on the PWM mod-ule and the pin may be used as a general purpose interrupt or I/O pin.Note:

The FLTA pin logic can operate indepen-dent of the PWM logic. If all the enable bitsin the FLTACON register are cleared, thenthe FLTA pin(s) could be used as generalpurpose interrupt pin(s). Each FLTA pinhas an interrupt vector, interrupt flag bitand interrupt priority bits associated with it.

14.12.2FAULT STATES

The FLTACON special function register has 8 bits thatdetermine the state of each PWM I/O pin when it isoverridden by a FLTA input. When these bits are

元器件交易网www.cecb2b.com

dsPIC30F2010

14.14PWM Special Event Trigger

The PWM module has a special event trigger thatallows A/D conversions to be synchronized to the PWMtime base. The A/D sampling and conversion time maybe programmed to occur at any point within the PWMperiod. The special event trigger allows the user to min-imize the delay between the time when A/D conversionresults are acquired, and the time when the duty cyclevalue is updated.

The PWM special event trigger has an SFR namedSEVTCMP, and five control bits to control its operation.The PTMR value for which a special event triggershould occur is loaded into the SEVTCMP register.When the PWM time base is in an Up/Down Countingmode, an additional control bit is required to specify thecounting phase for the special event trigger. The countphase is selected using the SEVTDIR control bit in theSEVTCMP SFR. If the SEVTDIR bit is cleared, the spe-cial event trigger will occur on the upward countingcycle of the PWM time base. If the SEVTDIR bit is set,the special event trigger will occur on the downwardcount cycle of the PWM time base. The SEVTDIRcontrol bit has no effect unless the PWM time base isconfigured for an Up/Down Counting mode.

14.15PWM Operation During CPU Sleep

Mode

The FLTA A and FLTA B input pins have the ability towake the CPU from Sleep mode. The PWM modulegenerates an interrupt if either of the FLTA pins isdriven low while in Sleep.

14.16PWM Operation During CPU Idle

Mode

The PTCON SFR contains a PTSIDL control bit. Thisbit determines if the PWM module will continue tooperate or stop when the device enters Idle mode. IfPTSIDL = 0, the module will continue to operate. IfPTSIDL = 1, the module will stop operation as long asthe CPU remains in Idle mode.

14.14.1

SPECIAL EVENT TRIGGER POSTSCALER

The PWM special event trigger has a postscaler thatallows a 1:1 to 1:16 postscale ratio. The postscaler isconfigured by writing the SEVOPS<3:0> control bits inthe PWMCON2 SFR.

The special event output postscaler is cleared on thefollowing events:

•Any write to the SEVTCMP register•Any device Reset

TABLE 14-1:Bit 11—PWM Timer Count ValuePWM Time Base Period RegisterPWM Special Event Compare Register—SEVOPS<3:0>DTB<5:0>FAOV2HPOVD2HPWM Duty Cycle #1 RegisterPWM Duty Cycle #2 RegisterPWM Duty Cycle #3 RegisterPOVD2LPOVD1HPOVD1L——POUT3HPOUT3LPOUT2HPOUT2LPOUT1HPOUT1LFAOV2LFAOV1HFAOV1LFLTAM————FAEN3FAEN2FAEN1DTAPS<1:0>Dead Time A Value——————OSYNCUDISPTMOD3PTMOD2PTMOD1—PEN3HPEN2HPEN1H—PEN3LPEN2LPEN1L0000 0000 0111 01110000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000011 1111 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000011 1111 1111 11110000 0000 0000 0000———PTOPS<3:0>PTCKPS<1:0>PTMOD<1:0>0000 0000 0000 0000Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StatePWM REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12PTCON01C0PTEN—PTSIDL—PTMR01C2PTDIRPTPER01C4—元器件交易网www.cecb2b.com

DS70118G-page 90SEVTCMP01C6SEVTDIRPWMCON101C8————PWMCON201CA————DTCON101CCDTBPS<1:0>FLTACON01D0——FAOV3HFAOV3LOVDCON01D4——POVD3HPOVD3LPDC101D6dsPIC30F2010

dsPIC30F2010

15.0

SPI MODULE

In Master mode, the clock is generated by prescalingthe system clock. Data is transmitted as soon as avalue is written to SPIxBUF. The interrupt is generatedat the middle of the transfer of the last bit.

In Slave mode, data is transmitted and received asexternal clock pulses appear on SCK. Again, the inter-rupt is generated when the last bit is latched. If SSxcontrol is enabled, then transmission and receptionare enabled only when SSx = low. The SDOx outputwill be disabled in SSx mode with SSx high. The clock provided to the module is (FOSC/4). Thisclock is then prescaled by the primary (PPRE<1:0>)and the secondary (SPRE<2:0>) prescale factors. TheCKE bit determines whether transmit occurs on transi-tion from active clock state to Idle clock state, or viceversa. The CKP bit selects the Idle state (high or low)for the clock.

The Serial Peripheral Interface (SPI) module is a syn-chronous serial interface. It is useful for communicatingwith other peripheral devices such as EEPROMs, shiftregisters, display drivers and A/D converters or othermicrocontrollers. It is compatible with Motorola's SPIand SIOP interfaces.

15.1Operating Function Description

Each SPI module consists of a 16-bit shift register,SPIxSR (where x = 1 or 2), used for shifting data inand out, and a buffer register, SPIxBUF. A control reg-ister, SPIxCON, configures the module. Additionally, astatus register, SPIxSTAT, indicates various statusconditions.

The serial interface consists of 4 pins: SDIx (serialdata input), SDOx (serial data output), SCKx (shiftclock input or output) and SSx (active-low slaveselect).

In Master mode operation, SCK is a clock output, butin Slave mode, it is a clock input.

A series of eight (8) or sixteen (16) clock pulses shiftsout bits from the SPIxSR to SDOx pin and simulta-neously shifts in data from SDIx pin. An interrupt isgenerated when the transfer is complete and the cor-responding interrupt flag bit (SPI1IF or SPI2IF) is set.This interrupt can be disabled through an interruptenable bit (SPI1IE or SPI2IE).

The receive operation is double-buffered. When acomplete byte is received, it is transferred fromSPIxSR to SPIxBUF.

If the receive buffer is full when new data is beingtransferred from SPIxSR to SPIxBUF, the module willset the SPIROV bit, indicating an overflow condition.The transfer of the data from SPIxSR to SPIxBUF willnot be completed and the new data will be lost. Themodule will not respond to SCL transitions whileSPIROV is ‘1’, effectively disabling the module untilSPIxBUF is read by user software.

Transmit writes are also double-buffered. The userwrites to SPIxBUF. When the master or slave transferis completed, the contents of the shift register(SPIxSR) is moved to the receive buffer. If any trans-mit data has been written to the buffer register, thecontents of the transmit buffer are moved to SPIxSR.The received data is thus placed in SPIxBUF and thetransmit data in SPIxSR is ready for the next transfer.Note:

Both the transmit buffer (SPIxTXB) andthe receive buffer (SPIxRXB) are mappedto the same register address, SPIxBUF.

15.1.1

WORD AND BYTE COMMUNICATION

A control bit, MODE16 (SPIxCON<10>), allows themodule to communicate in either 16-bit or 8-bit mode.16-bit operation is identical to 8-bit operation, exceptthat the number of bits transmitted is 16 instead of 8. The user software must disable the module prior tochanging the MODE16 bit. The SPI module is resetwhen the MODE16 bit is changed by the user.A basic difference between 8-bit and 16-bit operation isthat the data is transmitted out of bit 7 of the SPIxSR for8-bit operation, and data is transmitted out of bit 15 ofthe SPIxSR for 16-bit operation. In both modes, data isshifted into bit 0 of the SPIxSR.

15.1.2SDOx DISABLE

A control bit, DISSDO, is provided to the SPIxCON reg-ister to allow the SDOx output to be disabled. This willallow the SPI module to be connected in an input onlyconfiguration. SDO can also be used for generalpurpose I/O.

15.2Framed SPI Support

The module supports a basic framed SPI protocol inMaster or Slave mode. The control bit FRMEN enablesframed SPI support and causes the SSx pin to performthe frame synchronization pulse (FSYNC) function.The control bit SPIFSD determines whether the SSxpin is an input or an output (i.e., whether the modulereceives or generates the frame synchronizationpulse). The frame pulse is an active-high pulse for asingle SPI clock cycle. When frame synchronization isenabled, the data transmission starts only on thesubsequent transmit edge of the SPI clock.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 15-1:

SPI BLOCK DIAGRAM

InternalData Bus

ReadSPIxBUFReceive

SPIxSR

SDIxSDOx

SS & FSYNC

SSx

Control

bit 0

WriteSPIxBUFTransmit

ShiftclockClockControl

EdgeSelect

SecondaryPrescaler1:1-1:8

PrimaryPrescaler1:1, 1:4,1:16, 1:

FCY

SCKx

Enable Master Clock

Note: x = 1 or 2.

FIGURE 15-2:SPI MASTER/SLAVE CONNECTION

SPI Master

SDOx

SDIy

SPI Slave

Serial Input Buffer

(SPIxBUF)Serial Input Buffer

(SPIyBUF)

Shift Register(SPIxSR)MSb

LSb

SDIxSDOy

MSb

Shift Register(SPIySR)

LSb

SCKx

PROCESSOR 1

Serial Clock

SCKy

PROCESSOR 2

Note: x = 1 or 2, y = 1 or 2.

元器件交易网www.cecb2b.com

dsPIC30F2010

15.3

Slave Select Synchronization

15.4

The SSx pin allows a Synchronous Slave mode. TheSPI must be configured in SPI Slave mode, with SSxpin control enabled (SSEN = 1). When the SSx pin islow, transmission and reception are enabled, and theSDOx pin is driven. When SSx pin goes high, the SDOxpin is no longer driven. Also, the SPI module is re-synchronized, and all counters/control circuitry arereset. Therefore, when the SSx pin is asserted lowagain, transmission/reception will begin at the MSb,even if SSx had been de-asserted in the middle of atransmit/receive.

SPI Operation During CPU Sleep Mode

During Sleep mode, the SPI module is shut down. Ifthe CPU enters Sleep mode while an SPI transactionis in progress, then the transmission and reception isaborted.

The transmitter and receiver will stop in Sleep mode.However, register contents are not affected byentering or exiting Sleep mode.

15.5

SPI Operation During CPU Idle Mode

When the device enters Idle mode, all clock sourcesremain functional. The SPISIDL bit (SPIxSTAT<13>)selects if the SPI module will stop or continue on Idle.If SPISIDL = 0, the module will continue to operatewhen the CPU enters Idle mode. If SPISIDL = 1, themodule will stop when the CPU enters Idle mode.

TABLE 15-1:Bit 11—DISSDOMODE16Transmit and Receive Buffer0000 0000 0000 0000SMPCKESSENCKPMSTENSPRE2SPRE1SPRE0PPRE1PPRE00000 0000 0000 0000————SPIROV————SPITBFSPIRBF0000 0000 0000 0000Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateSPI1 REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12SPI1STAT0220SPIEN—SPISIDL—SPI1CON0222—FRMENSPIFSD—元器件交易网www.cecb2b.com

DS70118G-page 94SPI1BUF0224Legend:u = uninitialized bitdsPIC30F2010

dsPIC30F2010

16.0

I2C MODULE

16.1

Operating Function Description

The hardware fully implements all the master and slavefunctions of the I2C Standard and Fast mode

specifications, as well as 7 and 10-bit addressing. Thus, the I2C module can operate either as a slave ora master on an I2C bus.

The Inter-Integrated Circuit (I2C) module providescomplete hardware support for both Slave and Multi-Master modes of the I2C serial communicationstandard, with a 16-bit interface.

This module offers the following key features:•I2C interface supporting both Master and Slave operation.

•I2C Slave mode supports 7 and 10-bit address.•I2C Master mode supports 7 and 10-bit address.•I2C port allows bidirectional transfers between master and slaves.

•Serial clock synchronization for I2C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).

•I2C supports Multi-Master operation; detects bus collision and will arbitrate accordingly.

16.1.1

•••

VARIOUS I2C MODES

The following types of I2C operation are supported:I2C Slave operation with 7-bit addressI2C Slave operation with 10-bit address

I2C Master operation with 7 or 10-bit address

See the I2C programmer’s model in Figure16-1.

16.1.2

PIN CONFIGURATION IN I2C MODE

I2C has a 2-pin interface: pin SCL is clock and pin SDAis data.

FIGURE 16-1:PROGRAMMER’S MODEL

I2CRCV (8 bits)

bit 7bit 7bit 8

bit 15bit 15

bit 9

bit 0

I2CTRN (8 bits)bit 0

I2CBRG (9 bits)bit 0

I2CCON (16 bits)bit 0

I2CSTAT (16 bits)bit 0

I2CADD (10 bits)bit 0

The I2CADD register holds the slave address. A statusbit, ADD10, indicates 10-bit Address mode. TheI2CBRG acts as the Baud Rate Generator (BRG)reload value.

In receive operations, I2CRSR and I2CRCV togetherform a double-buffered receiver. When I2CRSRreceives a complete byte, it is transferred to I2CRCVand an interrupt pulse is generated. Duringtransmission, the I2CTRN is not double-buffered.Note:

Following a Restart condition in 10-bitmode, the user only needs to match thefirst 7-bit address.

16.1.3

I2C REGISTERS

I2CCON and I2CSTAT are control and status registers,respectively. The I2CCON register is readable and writ-able. The lower 6 bits of I2CSTAT are read-only. Theremaining bits of the I2CSTAT are read/write.

I2CRSR is the shift register used for shifting data,whereas I2CRCV is the buffer register to which databytes are written, or from which data bytes are read.I2CRCV is the receive buffer, as shown in Figure 16-1.I2CTRN is the transmit register to which bytes are writ-ten during a transmit operation, as shown in Figure 16-2.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 16-2:

I2C BLOCK DIAGRAM

InternalData Bus

I2CRCV

Read

SCL

ShiftClock

I2CRSR

LSB

SDA

Addr_Match

WriteI2CADD

Read

Start andStop bit Detect

WriteStart, Restart,Stop bit Generate

Control LogicI2CSTATMatch Detect

Read

CollisionDetect

WriteI2CCONAcknowledgeGenerationClockStretchingI2CTRN

ShiftClock

ReloadControlBRG DownCounter

I2CBRG

FCY

LSB

Read

WriteRead

元器件交易网www.cecb2b.com

dsPIC30F2010

16.2

I2C Module Addresses

16.3.2

SLAVE RECEPTION

The I2CADD register contains the Slave modeaddresses. The register is a 10-bit register.

If the A10M bit (I2CCON<10>) is ‘0’, the address isinterpreted by the module as a 7-bit address. When anaddress is received, it is compared to the 7 LSbs of theI2CADD register.

If the A10M bit is ‘1’, the address is assumed to be a10-bit address. When an address is received, it will becompared with the binary value ‘1 1 1 1 0 A9 A8’(where A9, A8 are two Most Significant bits ofI2CADD). If that value matches, the next address willbe compared with the Least Significant 8 bits ofI2CADD, as specified in the 10-bit addressing protocol.

If the R_W bit received is a ‘0’ during an addressmatch, then Receive mode is initiated. Incoming bitsare sampled on the rising edge of SCL. After 8 bits arereceived, if I2CRCV is not full or I2COV is not set,I2CRSR is transferred to I2CRCV. ACK is sent on theninth clock.

If the RBF flag is set, indicating that I2CRCV is stillholding data from a previous operation (RBF = 1), thenACK is not sent; however, the interrupt pulse is gener-ated. In the case of an overflow, the contents of theI2CRSR are not loaded into the I2CRCV.Note:

The I2CRCV will be loaded if the I2COVbit = 1 and the RBF flag = 0. In this case,a read of the I2CRCV was performed, butthe user did not clear the state of theI2COV bit before the next receiveoccurred. The acknowledgement is notsent (ACK = 1) and the I2CRCV isupdated.

TABLE 16-1:

7-BIT I2C™ SLAVE

ADDRESSES SUPPORTED BY dsPIC30F

General call address or Start byte Hs mode Master codesValid 7-bit addresses

0x00 0x04-0x070x08-0x77

0x01-0x03 Reserved16.4

I2C 10-bit Slave Mode Operation

0x78-0x7B Valid 10-bit addresses

(lower 7 bits)0x7C-0x7F ReservedIn 10-bit mode, the basic receive and transmit opera-tions are the same as in the 7-bit mode. However, thecriteria for address match is more complex.

The I2C specification dictates that a slave must beaddressed for a write operation, with two address bytesfollowing a Start bit.

The A10M bit is a control bit that signifies that theaddress in I2CADD is a 10-bit address rather than a7-bit address. The address detection protocol for thefirst byte of a message address is identical for 7-bitand 10-bit messages, but the bits being compared aredifferent.

I2CADD holds the entire 10-bit address. Upon receiv-ing an address following a Start bit, I2CRSR <7:3> iscompared against a literal ‘11110’ (the default 10-bitaddress) and I2CRSR<2:1> are compared againstI2CADD<9:8>. If a match occurs and if R_W = 0, theinterrupt pulse is sent. The ADD10 bit will be cleared toindicate a partial address match. If a match fails orR_W = 1, the ADD10 bit is cleared and the modulereturns to the Idle state.

The low byte of the address is then received and com-pared with I2CADD<7:0>. If an address match occurs,the interrupt pulse is generated and the ADD10 bit isset, indicating a complete 10-bit address match. If anaddress match did not occur, the ADD10 bit is clearedand the module returns to the Idle state.

16.3

I2C 7-bit Slave Mode Operation

Once enabled (I2CEN = 1), the slave module will waitfor a Start bit to occur (i.e., the I2C module is ‘Idle’). Fol-lowing the detection of a Start bit, 8 bits are shifted intoI2CRSR and the address is compared againstI2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0>are compared against I2CRSR<7:1> and I2CRSR<0>is the R_W bit. All incoming bits are sampled on the rising edge of SCL.

If an address match occurs, an acknowledgement willbe sent, and the slave event interrupt flag (SI2CIF) isset on the falling edge of the ninth (ACK) bit. Theaddress match does not affect the contents of theI2CRCV buffer or the RBF bit.

16.3.1SLAVE TRANSMISSION

If the R_W bit received is a ‘1’, then the serial port willgo into Transmit mode. It will send ACK on the ninth bitand then hold SCL to ‘0’ until the CPU responds by writ-ing to I2CTRN. SCL is released by setting the SCLRELbit, and 8 bits of data are shifted out. Data bits areshifted out on the falling edge of SCL, such that SDA isvalid during SCL high (see timing diagram). The inter-rupt pulse is sent on the falling edge of the ninth clockpulse, regardless of the status of the ACK receivedfrom the master.

元器件交易网www.cecb2b.com

dsPIC30F2010

16.4.1

10-BIT MODE SLAVE TRANSMISSION

16.5.3

CLOCK STRETCHING DURING 7-BIT ADDRESSING (STREN = 1)

Once a slave is addressed in this fashion, with the full10-bit address (we will refer to this state as\"PRIOR_ADDR_MATCH\"), the master can begin sending data bytes for a slave reception operation.

When the STREN bit is set in Slave Receive mode,the SCL line is held low when the buffer register is full.The method for stretching the SCL output is the samefor both 7 and 10-bit Addressing modes.

Clock stretching takes place following the ninth clock ofthe receive sequence. On the falling edge of the ninthclock at the end of the ACK sequence, if the RBF bit isset, the SCLREL bit is automatically cleared, forcing theSCL output to be held low. The user’s ISR must set theSCLREL bit before reception is allowed to continue. Byholding the SCL line low, the user has time to servicethe ISR and read the contents of the I2CRCV before themaster device can initiate another receive sequence.This will prevent buffer overruns from occurring.Note1:If the user reads the contents of the

I2CRCV, clearing the RBF bit before thefalling edge of the ninth clock, theSCLREL bit will not be cleared and clockstretching will not occur.

2:The SCLREL bit can be set in software,

regardless of the state of the RBF bit. Theuser should be careful to clear the RBF bitin the ISR before the next receivesequence in order to prevent an overflowcondition.

16.4.210-BIT MODE SLAVE RECEPTION

Once addressed, the master can generate a RepeatedStart, reset the high byte of the address and set theR_W bit without generating a Stop bit, thus initiating aslave transmit operation.

16.5Automatic Clock Stretch

In the Slave modes, the module can synchronize bufferreads and write to the master device by clockstretching.

16.5.1TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clockstretching by asserting the SCLREL bit after the fallingedge of the ninth clock if the TBF bit is cleared, indicat-ing the buffer is empty.

In Slave Transmit modes, clock stretching is alwaysperformed, irrespective of the STREN bit.

Clock synchronization takes place following the ninthclock of the transmit sequence. If the device samplesan ACK on the falling edge of the ninth clock, and if theTBF bit is still clear, then the SCLREL bit is automati-cally cleared. The SCLREL being cleared to ‘0’ willassert the SCL line low. The user’s ISR must set theSCLREL bit before transmission is allowed to con-tinue. By holding the SCL line low, the user has time toservice the ISR and load the contents of the I2CTRNbefore the master device can initiate another transmitsequence.

Note1:If the user loads the contents of I2CTRN,

setting the TBF bit before the falling edgeof the ninth clock, the SCLREL bit will notbe cleared and clock stretching will notoccur.

2:The SCLREL bit can be set in software,

regardless of the state of the TBF bit.

16.5.4

CLOCK STRETCHING DURING 10-BIT ADDRESSING (STREN = 1)

Clock stretching takes place automatically during theaddressing sequence. Because this module has aregister for the entire address, it is not necessary forthe protocol to wait for the address to be updated.After the address phase is complete, clock stretchingwill occur on each data receive or transmit sequenceas was described earlier.

16.5.2RECEIVE CLOCK STRETCHING

The STREN bit in the I2CCON register can be used toenable clock stretching in Slave Receive mode. Whenthe STREN bit is set, the SCL pin will be held low atthe end of each data receive sequence.

元器件交易网www.cecb2b.com

dsPIC30F2010

16.6

Software Controlled Clock Stretching (STREN = 1)

If a general call address match occurs, the I2CRSR istransferred to the I2CRCV after the eighth clock, theRBF flag is set, and on the falling edge of the ninth bit(ACK bit), the master event interrupt flag (MI2CIF) isset.

When the interrupt is serviced, the source for the inter-rupt can be checked by reading the contents of theI2CRCV to determine if the address was devicespecific, or a general call address.

When the STREN bit is ‘1’, the SCLREL bit may becleared by software to allow software to control theclock stretching. The logic will synchronize writes tothe SCLREL bit with the SCL clock. Clearing theSCLREL bit will not assert the SCL output until themodule detects a falling edge on the SCL output andSCL is sampled low. If the SCLREL bit is cleared bythe user while the SCL line has been sampled low, theSCL output will be asserted (held low). The SCL out-put will remain low until the SCLREL bit is set, and allother devices on the I2C bus have de-asserted SCL.This ensures that a write to the SCLREL bit will notviolate the minimum high time requirement for SCL.If the STREN bit is ‘0’, a software write to the SCLRELbit will be disregarded and have no effect on theSCLREL bit.

16.11I2C Master Support

As a Master device, six operations are supported.•Assert a Start condition on SDA and SCL.•Assert a Restart condition on SDA and SCL.•Write to the I2CTRN register initiating transmission of data/address.

•Generate a Stop condition on SDA and SCL.•Configure the I2C port to receive data.

•Generate an ACK condition at the end of a received byte of data.

16.7Interrupts

The I2C module generates two interrupt flags, MI2CIF(I2C Master Interrupt Flag) and SI2CIF (I2C Slave Inter-rupt Flag). The MI2CIF interrupt flag is activated oncompletion of a master message event. The SI2CIFinterrupt flag is activated on detection of a messagedirected to the slave.

16.12I2C Master Operation

The master device generates all of the serial clockpulses and the Start and Stop conditions. A transfer isended with a Stop condition or with a Repeated Startcondition. Since the Repeated Start condition is alsothe beginning of the next serial transfer, the I2C bus willnot be released.

In Master Transmitter mode, serial data is outputthrough SDA, while SCL outputs the serial clock. Thefirst byte transmitted contains the slave address of thereceiving device (7 bits) and the data direction bit. Inthis case, the data direction bit (R_W) is logic ‘0’. Serialdata is transmitted 8 bits at a time. After each byte istransmitted, an ACK bit is received. Start and Stop con-ditions are output to indicate the beginning and the endof a serial transfer.

In Master Receive mode, the first byte transmitted con-tains the slave address of the transmitting device (7bits) and the data direction bit. In this case, the datadirection bit (R_W) is logic ‘1’. Thus, the first byte trans-mitted is a 7-bit slave address, followed by a ‘1’ to indi-cate receive bit. Serial data is received via SDA, whileSCL outputs the serial clock. Serial data is received 8bits at a time. After each byte is received, an ACK bit istransmitted. Start and Stop conditions indicate thebeginning and end of transmission.

16.8Slope Control

The I2C standard requires slope control on the SDAand SCL signals for Fast Mode (400 kHz). The controlbit, DISSLW, enables the user to disable slew rate con-trol, if desired. It is necessary to disable the slew ratecontrol for 1 MHz mode.

16.9IPMI Support

The control bit IPMIEN enables the module to supportIntelligent Peripheral Management Interface (IPMI).When this bit is set, the module accepts and acts uponall addresses.

16.10General Call Address Support

The general call address can address all devices.When this address is used, all devices should, in theory, respond with an acknowledgement.

The general call address is one of eight addressesreserved for specific purposes by the I2C protocol. Itconsists of all 0s with R_W = 0.

The general call address is recognized when the Gen-eral Call Enable (GCEN) bit is set (I2CCON<15> = 1).Following a Start bit detection, 8 bits are shifted intoI2CRSR and the address is compared with I2CADD,and is also compared with the general call addresswhich is fixed in hardware.

元器件交易网www.cecb2b.com

dsPIC30F2010

16.12.1

I2C MASTER TRANSMISSION

16.12.5

Transmission of a data byte, a 7-bit address or the sec-ond half of a 10-bit address is accomplished by simplywriting a value to I2CTRN register. The user shouldonly write to I2CTRN when the module is in a Waitstate. This action will set the buffer full flag (TBF) andallow the Baud Rate Generator to begin counting andstart the next transmission. Each bit of address/datawill be shifted out onto the SDA pin after the fallingedge of SCL is asserted. The Transmit Status Flag,TRSTAT (I2CSTAT<14>), indicates that a mastertransmit is in progress.

MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

16.12.2

I2C MASTER RECEPTION

Multi-Master operation support is achieved by busarbitration. When the master outputs address/data bitsonto the SDA pin, arbitration takes place when themaster outputs a ‘1’ on SDA, by letting SDA float highwhile another master asserts a ‘0’. When the SCL pinfloats high, data should be stable. If the expected dataon SDA is a ‘1’ and the data sampled on the SDApin=0, then a bus collision has taken place. Themaster will set the MI2CIF pulse and reset the masterportion of the I2C port to its Idle state.

If a transmit was in progress when the bus collisionoccurred, the transmission is halted, the TBF flag iscleared, the SDA and SCL lines are de-asserted, and avalue can now be written to I2CTRN. When the userservices the I2C master event Interrupt ServiceRoutine, if the I2C bus is free (i.e., the P bit is set) theuser can resume communication by asserting a Startcondition.

If a Start, Restart, Stop or Acknowledge condition wasin progress when the bus collision occurred, the condi-tion is aborted, the SDA and SCL lines are de-asserted,and the respective control bits in the I2CCON registerare cleared to ‘0’. When the user services the bus col-lision Interrupt Service Routine, and if the I2C bus isfree, the user can resume communication by assertinga Start condition.

The Master will continue to monitor the SDA and SCLpins, and if a Stop condition occurs, the MI2CIF bit willbe set.

A write to the I2CTRN will start the transmission of dataat the first data bit, regardless of where the transmitterleft off when bus collision occurred.

In a Multi-Master environment, the interrupt generationon the detection of Start and Stop conditions allows thedetermination of when the bus is free. Control of the I2Cbus can be taken when the P bit is set in the I2CSTATregister, or the bus is Idle and the S and P bits arecleared.

Master mode reception is enabled by programming thereceive enable (RCEN) bit (I2CCON<11>). The I2Cmodule must be Idle before the RCEN bit is set, other-wise the RCEN bit will be disregarded. The Baud RateGenerator begins counting, and on each rollover, thestate of the SCL pin toggles, and data is shifted in to theI2CRSR on the rising edge of each clock.

16.12.3BAUD RATE GENERATOR

In I2C Master mode, the reload value for the BRG islocated in the I2CBRG register. When the BRG isloaded with this value, the BRG counts down to ‘0’ andstops until another reload has taken place. If clockarbitration is taking place, for instance, the BRG isreloaded when the SCL pin is sampled high.

As per the I2C standard, FSCK may be 100 kHz or400kHz. However, the user can specify any baud rateup to 1 MHz. I2CBRG values of ‘0’ or ‘1’ are illegal.

EQUATION 16-1:I2CBRG VALUE

FcyFcy

----------–--------------------------⎞–1I2CBRG=⎛⎝Fscl1,111,111⎠

16.12.4CLOCK ARBITRATION

Clock arbitration occurs when the master de-asserts

the SCL pin (SCL allowed to float high) during anyreceive, transmit or Restart/Stop condition. When theSCL pin is allowed to float high, the Baud RateGenerator is suspended from counting until the SCLpin is actually sampled high. When the SCL pin issampled high, the Baud Rate Generator is reloadedwith the contents of I2CBRG and begins counting. Thisensures that the SCL high time will always be at leastone BRG rollover count in the event that the clock isheld low by an external device.

元器件交易网www.cecb2b.com

dsPIC30F2010

16.13I2C Module Operation During CPU

Sleep and Idle Modes

16.13.1

I2C OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sourcesto the module are shutdown and stay at logic ‘0’. IfSleep occurs in the middle of a transmission, and thestate machine is partially into a transmission as theclocks stop, then the transmission is aborted. Similarly,if Sleep occurs in the middle of a reception, then thereception is aborted.

16.13.2

I2C OPERATION DURING CPU IDLE MODE

For the I2C, the I2CSIDL bit selects if the module willstop on Idle or continue on Idle. If I2CSIDL = 0, themodule will continue operation on assertion of the Idlemode. If I2CSIDL = 1, the module will stop on Idle.

TABLE 16-2:Bit 11—Receive RegisterTransmit RegisterBaud Rate GeneratorSMENADD10Address RegisterIWCOLI2COVD_APSR_WRBFTBF0000 0000 0000 00000000 0000 0000 0000GCENSTRENACKDTACKENRCENPENRSENSEN0001 0000 0000 00000000 0000 0000 00000000 0000 1111 11110000 0000 0000 0000——A10MBCL—GCSTATDISSLW————————Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset State———I2C™ REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12I2CRCV0200———I2CTRN0202———I2CBRG0204———元器件交易网www.cecb2b.com

DS70118G-page 102I2CCON0206I2CEN—I2CSTAT0208I2CADD020AACKSTAT—I2CSIDLSCLRELIPMIEN———TRSTAT————Legend:u = uninitialized bitdsPIC30F2010

dsPIC30F2010

17.0

UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART) MODULE

17.1

•••••••••••

UART Module Overview

The key features of the UART module are:

Full-duplex, 8 or 9-bit data communicationEven, Odd or No Parity options (for 8-bit data)One or two Stop bits

Fully integrated Baud Rate Generator with 16-bit prescaler

Baud rates range from 38 bps to 1.875 Mbps at a 30 MHz instruction rate

4-word deep transmit data buffer4-word deep receive data buffer

Parity, Framing and Buffer Overrun error detectionSupport for Interrupt only on Address Detect (9th bit = 1)

Separate Transmit and Receive InterruptsLoopback mode for diagnostic support

This section describes the Universal AsynchronousReceiver/Transmitter Communications module.Note:

Since dsPIC30F2010 devices have onlyone UART, all references to Ux... implythat x=1 only.

FIGURE 17-1:UART TRANSMITTER BLOCK DIAGRAM

Internal Data Bus

Write

Control and Status bits

Write

UTX8UxTXREG Low ByteTransmit Control– Control TSR– Control Buffer– Generate Flags– Generate Interrupt

Load TSR

UxTXIF

UTXBRK

Data

‘0’ (Start)‘1’ (Stop)Parity

ParityGenerator

16 Divider

16X Baud Clockfrom Baud RateGenerator

Transmit Shift Register (UxTSR)UxTX

ControlSignals

Note: x = 1 only.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 17-2:

UART RECEIVER BLOCK DIAGRAM

Internal Data Bus

ReadWriteReadReadWrite

UxMODEUxSTA

URX8UxRXREG Low Byte

Receive Buffer Control– Generate Flags– Generate Interrupt– Shift Data Characters

LPBACK

From UxTX

1UxRX

0· Start bit Detect· Parity Check· Stop bit Detect

· Shift Clock Generation· Wake Logic

8-9

Load RSRto BufferReceive Shift Register(UxRSR)

16 Divider

16X Baud Clock fromBaud Rate Generator

UxRXIF

Note: x = 1 only.

PERRFERRControlSignals

元器件交易网www.cecb2b.com

dsPIC30F2010

17.2

17.2.1

Enabling and Setting Up UART

ENABLING THE UART

17.3

17.3.1

Transmitting Data

TRANSMITTING IN 8-BIT DATA MODE

The UART module is enabled by setting the UARTENbit in the UxMODE register (where x = 1 only). Onceenabled, the UxTX and UxRX pins are configured as anoutput and an input respectively, overriding the TRISand LATCH register bit settings for the correspondingI/O port pins. The UxTX pin is at logic ‘1’ when notransmission is taking place.

The following steps must be performed in order totransmit 8-bit data:1.

Set up the UART:

First, the data length, parity and number of Stopbits must be selected. Then, the Transmit andReceive Interrupt enable and priority bits aresetup in the UxMODE and UxSTA registers.Also, the appropriate baud rate value must bewritten to the UxBRG register.

Enable the UART by setting the UARTEN bit(UxMODE<15>).

Set the UTXEN bit (UxSTA<10>), therebyenabling a transmission.

The UTXEN bit must be set after theUARTEN bit is set to enable UARTtransmissions.

Write the byte to be transmitted to the lower byteof UxTXREG. The value will be transferred to theTransmit Shift register (UxTSR) immediatelyand the serial bit stream will start shifting outduring the next rising edge of the baud clock.Alternatively, the data byte may be written whileUTXEN = 0, following which the user may setUTXEN. This will cause the serial bit stream tobegin immediately because the baud clock willstart from a cleared state.

A Transmit interrupt will be generated depend-ing on the value of the interrupt control bitUTXISEL (UxSTA<15>).Note:

17.2.2DISABLING THE UART

2.3.

The UART module is disabled by clearing theUARTEN bit in the UxMODE register. This is thedefault state after any Reset. If the UART is disabled,all I/O pins operate as port pins under the control ofthe latch and TRIS bits of the corresponding port pins.Disabling the UART module resets the buffers toempty states. Any data characters in the buffers arelost, and the baud rate counter is reset.

All error and status flags associated with the UARTmodule are reset when the module is disabled. TheURXDA, OERR, FERR, PERR, UTXEN, UTXBRK andUTXBF bits are cleared, whereas RIDLE and TRMTare set. Other control bits, including ADDEN,URXISEL<1:0>, UTXISEL, as well as the UxMODEand UxBRG registers, are not affected.

Clearing the UARTEN bit while the UART is active willabort all pending transmissions and receptions andreset the module as defined above. Re-enabling theUART will restart the UART in the same configuration.

17.2.3ALTERNATE I/O

The alternate I/O function is enabled by setting theALTIO bit (UxMODE<10>). If ALTIO = 1, the UxATXand UxARX pins (alternate transmit and alternatereceive pins, respectively) are used by the UART mod-ule instead of the UxTX and UxRX pins. If ALTIO = 0,the UxTX and UxRX pins are used by the UARTmodule.

17.3.2

TRANSMITTING IN 9-BIT DATA MODE

The sequence of steps involved in the transmission of9-bit data is similar to 8-bit transmission, except that a16-bit data word (of which the upper 7 bits are alwaysclear) must be written to the UxTXREG register.

17.2.4

SETTING UP DATA, PARITY AND STOP BIT SELECTIONS

17.3.3TRANSMIT BUFFER (UXTXB)

Control bits PDSEL<1:0> in the UxMODE register areused to select the data length and parity used in thetransmission. The data length may either be 8 bits witheven, odd or no parity, or 9 bits with no parity. The STSEL bit determines whether one or two Stop bitswill be used during data transmission.

The default (Power-on) setting of the UART is 8 bits, noparity, 1 Stop bit (typically represented as 8, N, 1).

The transmit buffer is 9 bits wide and 4 charactersdeep. Including the Transmit Shift Register (UxTSR),the user effectively has a 5-deep FIFO (First In FirstOut) buffer. The UTXBF status bit (UxSTA<9>)indicates whether the transmit buffer is full.

If a user attempts to write to a full buffer, the new datawill not be accepted into the FIFO, and no data shiftwill occur within the buffer. This enables recovery froma buffer overrun condition.

The FIFO is reset during any device Reset, but is notaffected when the device enters or wakes up from aPower-Saving mode.

元器件交易网www.cecb2b.com

dsPIC30F2010

17.3.4

TRANSMIT INTERRUPT

17.4.2

RECEIVE BUFFER (UXRXB)

The transmit interrupt flag (U1TXIF or U2TXIF) islocated in the corresponding interrupt flag register.The transmitter generates an edge to set the UxTXIFbit. The condition for generating the interrupt dependson UTXISEL control bit:a)

If UTXISEL = 0, an interrupt is generated whena word is transferred from the Transmit buffer tothe Transmit Shift register (UxTSR). This meansthat the transmit buffer has at least one emptyword.

If UTXISEL = 1, an interrupt is generated whena word is transferred from the Transmit buffer tothe Transmit Shift register (UxTSR) and theTransmit buffer is empty.

The receive buffer is 4 words deep. Including theReceive Shift register (UxRSR), the user effectivelyhas a 5-word deep FIFO buffer.

URXDA (UxSTA<0>) = 1 indicates that the receivebuffer has data available. URXDA = 0 implies that thebuffer is empty. If a user attempts to read an emptybuffer, the old values in the buffer will be read and nodata shift will occur within the FIFO.

The FIFO is reset during any device Reset. It is notaffected when the device enters or wakes up from aPower-Saving mode.

17.4.3RECEIVE INTERRUPT

Switching between the two interrupt modes duringoperation is possible and sometimes offers moreflexibility.

17.3.5TRANSMIT BREAK

The receive interrupt flag (U1RXIF) can be read fromthe corresponding interrupt flag register. The interruptflag is set by an edge generated by the receiver. Thecondition for setting the receive interrupt flag dependson the settings specified by the URXISEL<1:0>(UxSTA<7:6>) control bits. a)

If URXISEL<1:0> = 00 or 01, an interrupt isgenerated every time a data word is transferredfrom the Receive Shift Register (UxRSR) to theReceive Buffer. There may be one or morecharacters in the receive buffer.

If URXISEL<1:0> = 10, an interrupt is generatedwhen a word is transferred from the ReceiveShift Register (UxRSR) to the Receive Buffer,which, as a result of the transfer, contains 3characters.

If URXISEL<1:0> = 11, an interrupt is set whena word is transferred from the Receive ShiftRegister (UxRSR) to the Receive Buffer, which,as a result of the transfer, contains 4 characters(i.e., becomes full).

Setting the UTXBRK bit (UxSTA<11>) will cause theUxTX line to be driven to logic ‘0’. The UTXBRK bitoverrides all transmission activity. Therefore, the usershould generally wait for the transmitter to be Idlebefore setting UTXBRK.

To send a break character, the UTXBRK bit must beset by software and must remain set for a minimum of13 baud clock cycles. The UTXBRK bit is then clearedby software to generate Stop bits. The user must waitfor a duration of at least one or two baud clock cyclesin order to ensure a valid Stop bit(s) before reloadingthe UxTXB or starting other transmitter activity. Trans-mission of a break character does not generate atransmit interrupt.

17.4

17.4.1

Receiving Data

RECEIVING IN 8-BIT OR 9-BIT DATA MODE

Switching between the Interrupt modes during opera-tion is possible, though generally not advisable duringnormal operation.

The following steps must be performed while receiving8-bit or 9-bit data:1.2.3.

Set up the UART (see Section17.3.1 “Trans-mitting in 8-bit data mode”).

Enable the UART (see Section17.3.1 “Trans-mitting in 8-bit data mode”).

A receive interrupt will be generated when oneor more data words have been received,depending on the receive interrupt settingsspecified by the URXISEL bits (UxSTA<7:6>).Read the OERR bit to determine if an overrunerror has occurred. The OERR bit must be resetin software.

Read the received data from UxRXREG. The actof reading UxRXREG will move the next word tothe top of the receive FIFO, and the PERR andFERR values will be updated.

17.5

17.5.1

Reception Error Handling

RECEIVE BUFFER OVERRUN ERROR (OERR BIT)

The OERR bit (UxSTA<1>) is set if all of the followingconditions occur:a)b)c)

The receive buffer is full.

The receive shift register is full, but unable totransfer the character to the receive buffer.

The Stop bit of the character in the UxRSR isdetected, indicating that the UxRSR needs totransfer the character to the buffer.

Once OERR is set, no further data is shifted in UxRSR(until the OERR bit is cleared in software or a Resetoccurs). The data held in UxRSR and UxRXREGremains valid.

元器件交易网www.cecb2b.com

dsPIC30F2010

17.5.2

FRAMING ERROR (FERR)

17.7Loopback Mode

The FERR bit (UxSTA<2>) is set if a ‘0’ is detectedinstead of a Stop bit. If two Stop bits are selected, bothStop bits must be ‘1’, otherwise FERR will be set. Theread-only FERR bit is buffered along with the receiveddata. It is cleared on any Reset.

17.5.3PARITY ERROR (PERR)

Setting the LPBACK bit enables this special mode inwhich the UxTX pin is internally connected to the UxRXpin. When configured for the Loopback mode, theUxRX pin is disconnected from the internal UARTreceive logic. However, the UxTX pin still functions asin a normal operation.To select this mode:a)b)c)

Configure UART for desired mode of operation.Set LPBACK = 1 to enable Loopback mode.Enable transmission as defined in Section17.3“Transmitting Data”.

The PERR bit (UxSTA<3>) is set if the parity of thereceived word is incorrect. This error bit is applicableonly if a Parity mode (odd or even) is selected. Theread-only PERR bit is buffered along with the receiveddata bytes. It is cleared on any Reset.

17.5.4IDLE STATUS

17.8Baud Rate Generator

When the receiver is active (i.e., between the initialdetection of the Start bit and the completion of the Stopbit), the RIDLE bit (UxSTA<4>) is ‘0’. Between thecompletion of the Stop bit and detection of the nextStart bit, the RIDLE bit is ‘1’, indicating that the UARTis Idle.

The UART has a 16-bit Baud Rate Generator to allowmaximum flexibility in baud rate generation. The BaudRate Generator register (UxBRG) is readable andwritable. The baud rate is computed as follows:BRG=16-bit value held in UxBRG register

(0 through 65535)FCY=Instruction Clock Rate (1/TCY)The Baud Rate is given by Equation17-1.

17.5.5RECEIVE BREAK

The receiver will count and expect a certain number ofbit times based on the values programmed in thePDSEL (UxMODE<2:1>) and STSEL (UxMODE<0>)bits.

If the break is longer than 13 bit times, the reception isconsidered complete after the number of bit timesspecified by PDSEL and STSEL. The URXDA bit isset, FERR is set, zeros are loaded into the receiveFIFO, interrupts are generated, if appropriate, and theRIDLE bit is set.

When the module receives a long break signal and thereceiver has detected the Start bit, the data bits andthe invalid Stop bit (which sets the FERR), the receivermust wait for a valid Stop bit before looking for the nextStart bit. It cannot assume that the break condition onthe line is the next Start bit.

Break is regarded as a character containing all ‘0’s,with the FERR bit set. The break character is loadedinto the buffer. No further reception can occur until aStop bit is received. Note that RIDLE goes high whenthe Stop bit has not been received yet.

EQUATION 17-1:BAUD RATE

Baud Rate = FCY / (16 * (BRG + 1))

Therefore, maximum baud rate possible is FCY /16 (if BRG = 0),

and the minimum baud rate possible is FCY / (16 * 65536).

With a full 16-bit Baud Rate Generator, at 30 MIPsoperation, the minimum baud rate achievable is28.5bps.

17.9Auto Baud Support

17.6Address Detect Mode

To allow the system to determine baud rates ofreceived characters, the input can be optionally linkedto a selected capture input. To enable this mode, theuser must program the input capture module to detectthe falling and rising edges of the Start bit.

Setting the ADDEN bit (UxSTA<5>) enables this spe-cial mode, in which a 9th bit (URX8) value of ‘1’ identi-fies the received word as an address rather than data.This mode is only applicable for 9-bit data communica-tion. The URXISEL control bit does not have anyimpact on interrupt generation in this mode, since aninterrupt (if enabled) will be generated every time thereceived word has the 9th bit set.

元器件交易网www.cecb2b.com

dsPIC30F2010

17.10UART Operation During CPU

Sleep and Idle Modes

17.10.1

UART OPERATION DURING CPU SLEEP MODE

17.10.2

UART OPERATION DURING CPU IDLE MODE

For the UART, the USIDL bit selects if the module willstop operation when the device enters Idle mode, orwhether the module will continue on Idle. If USIDL=0,the module will continue operation during Idle mode. IfUSIDL = 1, the module will stop on Idle.

When the device enters Sleep mode, all clock sourcesto the module are shutdown and stay at logic ‘0’. Ifentry into Sleep mode occurs while a transmission isin progress, then the transmission is aborted. TheUxTX pin is driven to logic ‘1’. Similarly, if entry intoSleep mode occurs while a reception is in progress,then the reception is aborted. The UxSTA, UxMODE,transmit and receive registers and buffers, and theUxBRG register are not affected by Sleep mode.If the WAKE bit (UxMODE<7>) is set before the deviceenters Sleep mode, then a falling edge on the UxRXpin will generate a receive interrupt. The ReceiveInterrupt Select mode bit (URXISEL) has no effect forthis function. If the receive interrupt is enabled, thenthis will wake-up the device from Sleep. The UARTENbit must be set in order to generate a wake-upinterrupt.

TABLE 17-1:Bit 11—UTXBRKUTXEN——Baud Rate Generator Prescaler——URX8Receive Register——UTX8Transmit Register0000 000u uuuu uuuu0000 0000 0000 00000000 0000 0000 0000UTXBFTRMTURXISEL1URXISEL0ADDENRIDLEPERRFERROERRURXDA0000 0001 0001 0000ALTIO——WAKELPBACKABAUD——PDSEL1PDSEL0STSEL0000 0000 0000 0000Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateUART1 REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12U1MODE020CUARTEN—USIDL—U1STA020EUTXISEL———U1TXREG0210————U1RXREG0212————U1BRG0214元器件交易网www.cecb2b.com

Note:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.dsPIC30F2010

DS70118G-page 109

元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

18.0

10-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The ADC module has six 16-bit registers: ••••••

A/D Control Register1 (ADCON1)A/D Control Register2 (ADCON2)A/D Control Register3 (ADCON3)A/D Input Select Register (ADCHS)

A/D Port Configuration Register (ADPCFG)A/D Input Scan Selection Register (ADCSSL)

The10-bit high-speed Analog-to-Digital Converter(ADC) allows conversion of an analog input signal to a10-bit digital number. This module is based on a Suc-cessive Approximation Register (SAR) architecture,and provides a maximum sampling rate of 500 ksps.The ADC module has up to 16 analog inputs which aremultiplexed into four sample and hold amplifiers. Theoutput of the sample and hold is the input into the con-verter, which generates the result. The analog refer-ence voltages are software selectable to either thedevice supply voltage (AVDD/AVSS) or the voltage levelon the (VREF+/VREF-) pin. The ADC has a unique fea-ture of being able to operate while the device is in Sleepmode.

The ADCON1, ADCON2 and ADCON3 registers con-trol the operation of the ADC module. The ADCHS reg-ister selects the input channels to be converted. TheADPCFG register configures the port pins as analoginputs or as digital I/O. The ADCSSL register selectsinputs for scanning.Note:

The SSRC<2:0>, ASAM, SIMSAM,SMPI<3:0>, BUFM and ALTS bits, as wellas the ADCON3 and ADCSSL registers,must not be written to while ADON = 1.This would lead to indeterminate results.

The block diagram of the ADC module is shown inFigure18-1.

FIGURE 18-1:10-BIT HIGH-SPEED ADC FUNCTIONAL BLOCK DIAGRAM

AVDDAVSS

VREF+VREF-

AN0

AN0AN3

+-S/H

CH1

ADC

AN1

AN1AN4

10-bit Result

+-S/H

CH2

Conversion Logic

DataFormatAN2

AN2AN5+-S/H

CH3

CH1,CH2,CH3,CH0

Sample/Sequence

Control

Sample

AN0AN1AN2AN3AN4AN5AN1

+-S/H

CH0

InputSwitches

AN3AN4AN5

Input MUXControl

Bus Interface16-word, 10-bitDual PortBuffer

元器件交易网www.cecb2b.com

dsPIC30F2010

18.1

A/D Result Buffer

The module contains a 16-word dual port read-onlybuffer, called ADCBUF0...ADCBUFF, to buffer the ADCresults. The RAM is 10 bits wide, but is read into differentformat 16-bit words. The contents of the sixteen ADCconversion result buffer registers, ADCBUF0 throughADCBUFF, cannot be written by user software.

The CHPS bits selects how many channels are sam-pled. This can vary from 1, 2 or 4 channels. If CHPSselects 1 channel, the CH0 channel will be sampled atthe sample clock and converted. The result is stored inthe buffer. If CHPS selects 2 channels, the CH0 andCH1 channels will be sampled and converted. If CHPSselects 4 channels, the CH0, CH1, CH2 and CH3channels will be sampled and converted.

The SMPI bits select the number of acquisition/conver-sion sequences that would be performed before aninterrupt occurs. This can vary from 1 sample perinterrupt to 16 samples per interrupt.

The user cannot program a combination of CHPS andSMPI bits that specifies more than 16 conversions perinterrupt, or 8 conversions per interrupt, depending onthe BUFM bit. The BUFM bit, when set, will split the16-word results buffer (ADCBUF0...ADCBUFF) intotwo 8-word groups. Writing to the 8-word buffers will bealternated on each interrupt event. Use of the BUFM bitwill depend on how much time is available for movingdata out of the buffers after the interrupt, as determinedby the application.

If the processor can quickly unload a full buffer withinthe time it takes to acquire and convert one channel,the BUFM bit can be ‘0’ and up to 16 conversions maybe done per interrupt. The processor will have onesample and conversion time to move the sixteenconversions.

If the processor cannot unload the buffer within theacquisition and conversion time, the BUFM bit shouldbe ‘1’. For example, if SMPI<3:0> (ADCON2<5:2>) =0111, then eight conversions will be loaded into 1/2 ofthe buffer, following which an interrupt occurs. The nexteight conversions will be loaded into the other 1/2 of thebuffer. The processor will have the entire time betweeninterrupts to move the eight conversions.

The ALTS bit can be used to alternate the inputsselected during the sampling sequence. The input mul-tiplexer has two sets of sample inputs: MUX A andMUX B. If the ALTS bit is ‘0’, only the MUX A inputs areselected for sampling. If the ALTS bit is ‘1’ andSMPI<3:0> = 0000, on the first sample/convertsequence, the MUX A inputs are selected, and on thenext acquire/convert sequence, the MUX B inputs areselected.

The CSCNA bit (ADCON2<10>) will allow the CH0channel inputs to be alternately scanned across aselected number of analog inputs for the MUX A group.The inputs are selected by the ADCSSL register. If aparticular bit in the ADCSSL register is ‘1’, the corre-sponding input is selected. The inputs are alwaysscanned from lower to higher numbered inputs, startingafter each interrupt. If the number of inputs selected isgreater than the number of samples taken per interrupt,the higher numbered inputs are unused.

18.2Conversion Operation

After the ADC module has been configured, the sampleacquisition is started by setting the SAMP bit. Varioussources, such as a programmable bit, timer time-outs andexternal events, will terminate acquisition and start a con-version. When the A/D conversion is complete, the resultis loaded into ADCBUF0...ADCBUFF, and the A/Dinterrupt flag ADIF and the DONE bit are set after thenumber of samples specified by the SMPI bit.

The following steps should be followed for doing anA/D conversion:1.-----2.--3.4.5.6.--7.

Configure the ADC module:

Configure analog pins, voltage reference and digital I/O

Select A/D input channelsSelect A/D conversion clockSelect A/D conversion triggerTurn on A/D module

Configure A/D interrupt (if required):Clear ADIF bit

Select A/D interrupt priorityStart sampling.

Wait the required acquisition time.

Trigger acquisition end, start conversion

Wait for A/D conversion to complete, by either:Waiting for the A/D interrupt

Waiting for the DONE bit to get set

Read A/D result buffer, clear ADIF if required.

18.3

Selecting the Conversion Sequence

Several groups of control bits select the sequence inwhich the A/D connects inputs to the sample/holdchannels, converts channels, writes the buffer memory,and generates interrupts. The sequence is controlledby the sampling clocks.

The SIMSAM bit controls the acquire/convertsequence for multiple channels. If the SIMSAM bit is‘0’, the two or four selected channels are acquired andconverted sequentially, with two or four sample clocks.If the SIMSAM bit is ‘1’, two or four selected channelsare acquired simultaneously, with one sample clock.The channels are then converted sequentially. Obvi-ously, if there is only 1 channel selected, the SIMSAMbit is not applicable.

元器件交易网www.cecb2b.com

dsPIC30F2010

18.4

Programming the Start of Conversion Trigger

18.6

Selecting the A/D Conversion Clock

The conversion trigger will terminate acquisition andstart the requested conversions.

The SSRC<2:0> bits select the source of theconversion trigger.

The SSRC bits provide for up to 5 alternate sources ofconversion trigger.

When SSRC<2:0> = 000, the conversion trigger isunder software control. Clearing the SAMP bit willcause the conversion trigger.

When SSRC<2:0> = 111 (Auto-Start mode), the con-version trigger is under A/D clock control. The SAMCbits select the number of A/D clocks between the startof acquisition and the start of conversion. This providesthe fastest conversion rates on multiple channels.SAMC must always be at least 1 clock cycle. Other trigger sources can come from timer modules,Motor Control PWM module or external interrupts.Note:

To operate the A/D at the maximumspecified conversion speed, the AutoConvert Trigger option should be selected(SSRC = 111) and the Auto Sample Timebits should be set to 1 TAD (SAMC =00001). This configuration will give a totalconversion period (sample + convert) of13 TAD.

The use of any other conversion triggerwill result in additional TAD cycles tosynchronize the external event to the A/D.

The A/D conversion requires 12 TAD. The source of theA/D conversion clock is software selected using a sixbit counter. There are possible options for TAD.

EQUATION 18-1:A/D CONVERSION CLOCK

TAD = TCY * (0.5 * (ADCS<5:0> + 1))

TAD

ADCS<5:0> = 2 – 1TCY

The internal RC oscillator is selected by setting theADRC bit.

For correct A/D conversions, the A/D conversion clock(TAD) must be selected to ensure a minimum TAD timeof 83.33 nsec (for VDD = 5V). Refer to the Section22.0\"Electrical Characteristics\" for minimum TAD underother operating conditions.

Example18-1 shows a sample calculation for theADCS<5:0> bits, assuming a device operating speedof 30 MIPS.

EXAMPLE 18-1:

A/D CONVERSION CLOCK CALCULATION

TAD = 84 nsec

TCY = 33 nsec (30 MIPS)

18.5Aborting a Conversion

TAD

ADCS<5:0> = 2 – 1TCY

84 nsec

= 2 • – 133 nsec= 4.09 Therefore,

Set ADCS<5:0> = 5

TCY

Actual TAD = (ADCS<5:0> + 1)233 nsec

= (5 + 1)2

= 99 nsec

Clearing the ADON bit during a conversion will abortthe current conversion and stop the sampling sequenc-ing. The ADCBUF will not be updated with the partiallycompleted A/D conversion sample. That is, theADCBUF will continue to contain the value of the lastcompleted conversion (or the last value written to theADCBUF register).

If the clearing of the ADON bit coincides with an autostart, the clearing has a higher priority.

After the A/D conversion is aborted, a 2 TAD wait isrequired before the next sampling may be started bysetting the SAMP bit.

If sequential sampling is specified, the A/D will continueat the next sample pulse which corresponds with thenext channel converted. If simultaneous sampling isspecified, the A/D will continue with the next multichannel group conversion sequence.

元器件交易网www.cecb2b.com

dsPIC30F2010

18.7

A/D Conversion Speeds

The dsPIC30F 10-bit ADC specifications permit amaximum 1 Msps sampling rate. Table18-1summarizes the conversion speeds for the dsPIC30F10-bit ADC and the required operating conditions.

TABLE 18-1:10-BIT A/D CONVERSION RATE PARAMETERSdsPIC30F 10-bit A/D Converter Conversion RatesTAD Sampling RS MaxMinimumTime Min83.33 ns12 TAD500ΩA/D SpeedUp to 1 Msps(1)VDD4.5V to 5.5VTemperature-40°C to +85°CA/D Channels ConfigurationVREF-VREF+ANxCH1, CH2 or CH3S/HCH0S/HADCUp to 750 ksps(1)95.24 ns2 TAD500Ω4.5V to 5.5V-40°C to +85°CVREF-VREF+CHXS/HADCANxUp to 600 ksps(1)138. ns12 TAD500Ω3.0V to 5.5V-40°C to +125°CANxS/HCH0S/HVREF-VREF+CH1, CH2 or CH3ADCUp to 500 ksps153.85 ns1 TAD5.0 kΩ4.5V to 5.5V-40°C to +125°CVREF-VREF+ororAVSSAVDDCHXS/HANx or VREF-ADCANxUp to 300 ksps256.41 ns1 TAD5.0 kΩ3.0V to 5.5V-40°C to +125°CVREF-VREF+ororAVSSAVDDANxS/HANx or VREF-CHXADCNote1:External VREF- and VREF+ pins must be used for correct operation. See Figure18-2 for recommendedcircuit.

元器件交易网www.cecb2b.com

dsPIC30F2010

The configuration guidelines give the required setupvalues for the conversion speeds above 500 ksps,since they require external VREF pins usage and thereare some differences in the configuration procedure.Configuration details that are not critical to theconversion speed have been omitted.

Figure18-2 depicts the recommended circuit for theconversion rates above 500 ksps.

FIGURE 18-2:ADC VOLTAGE REFERENCE SCHEMATIC

VDDR210C20.1 μFC10.01 μF10R1VREF+AVDDVREF-VSSVDDVDDAVSSVDDVDDVSSVDDC51 μFVDDVDDC81 μFdsPIC30F2010 18.7.1

1 Msps CONFIGURATION

GUIDELINE

The configuration for 1 Msps operation is dependent onwhether a single input pin is to be sampled or whethermultiple pins will be sampled.

18.7.1.1Single Analog Input

For conversions at 1 Msps for a single analog input, atleast two sample and hold channels must be enabled.The analog input multiplexer must be configured sothat the same input pin is connected to both sampleand hold channels. The A/D converts the value held onone S/H channel, while the second S/H channelacquires a new input sample.

18.7.1.2Multiple Analog Inputs

The A/D converter can also be used to sample multipleanalog inputs using multiple sample and hold channels.In this case, the total 1 Msps conversion rate is dividedamong the different input signals. For example, fourinputs can be sampled at a rate of 250 ksps for eachsignal or two inputs could be sampled at a rate of500ksps for each signal. Sequential sampling must beused in this configuration to allow adequate samplingtime on each input.

•Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure18-2•Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option

•Enable automatic sampling by setting the ASAM control bit in the ADCON1 register

•Enable sequential sampling by clearing the SIMSAM bit in the ADCON1 register

•Enable at least two sample and hold channels by writing the CHPS<1:0> control bits in the ADCON2 register

•Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts. At a minimum, set

SMPI<3:0> = 0001 since at least two sample and hold channels should be enabled•Configure the A/D clock period to be:

1= 83.33 ns

12 x 1,000,000

18.7.1.31 Msps Configuration Items

by writing to the ADCS<5:0> control bits in the ADCON3 register

•Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010

•Select at least two channels per analog input pin by writing to the ADCHS register

The following configuration items are required toachieve a 1 Msps conversion rate.

•Comply with conditions provided in Table19-2

元器件交易网www.cecb2b.com

dsPIC30F2010

18.7.2

750 ksps CONFIGURATION GUIDELINE

18.7.3.2

Multiple Analog Input

The following configuration items are required toachieve a 750 ksps conversion rate. This configurationassumes that a single analog input is to be sampled.•Comply with conditions provided in Table18-2•Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure18-2•Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option

•Enable automatic sampling by setting the ASAM control bit in the ADCON1 register

•Enable one sample and hold channel by setting CHPS<1:0> = 00 in the ADCON2 register

•Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts

•Configure the A/D clock period to be:

= 95.24 ns(12 + 2) X 750,000

The ADC can also be used to sample multiple analoginputs using multiple sample and hold channels. In thiscase, the total 600 ksps conversion rate is dividedamong the different input signals. For example, fourinputs can be sampled at a rate of 150 ksps for eachsignal or two inputs can be sampled at a rate of 300ksps for each signal. Sequential sampling must beused in this configuration to allow adequate samplingtime on each input.

18.7.3.3600 ksps Configuration Items

The following configuration items are required toachieve a 600 ksps conversion rate.

•Comply with conditions provided in Table18-2•Connect external VREF+ and VREF- pins following the recommended circuit shown in Figure18-2•Set SSRC<2:0> = 111 in the ADCON1 register to enable the auto-convert option

•Enable automatic sampling by setting the ASAM control bit in the ADCON1 register

•Enable sequential sampling by clearing the SIMSAM bit in the ADCON1 register

•Enable at least two sample and hold channels by writing the CHPS<1:0> control bits in the ADCON2 register

•Write the SMPI<3:0> control bits in the ADCON2 register for the desired number of conversions between interrupts. At a minimum, set

SMPI<3:0> = 0001 since at least two sample and hold channels should be enabled•Configure the A/D clock period to be:

= 138. ns

12 x 600,000

by writing to the ADCS<5:0> control bits in the ADCON3 register

•Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010

18.7.3

600 ksps CONFIGURATION GUIDELINE

The configuration for 600 ksps operation is dependenton whether a single input pin is to be sampled orwhether multiple pins will be sampled.

18.7.3.1Single Analog Input

When performing conversions at 600 ksps for a singleanalog input, at least two sample and hold channelsmust be enabled. The analog input multiplexer must beconfigured so that the same input pin is connected toboth sample and hold channels. The A/D converts thevalue held on one S/H channel, while the second S/Hchannel acquires a new input sample.

by writing to the ADCS<5:0> control bits in the ADCON3 register

•Configure the sampling time to be 2 TAD by writing: SAMC<4:0> = 00010Select at least two channels per analog input pin bywriting to the ADCHS register.

元器件交易网www.cecb2b.com

dsPIC30F2010

18.8

A/D Acquisition Requirements

The analog input model of the 10-bit ADC is shown inFigure18-3. The total sampling time for the A/D is afunction of the internal amplifier settling time, deviceVDD and the holding capacitor charge time.

For the A/D converter to meet its specified accuracy,the charge holding capacitor (CHOLD) must be allowedto fully charge to the voltage level on the analog inputpin. The source impedance (RS), the interconnectimpedance (RIC), and the internal sampling switch(RSS) impedance combine to directly affect the timerequired to charge the capacitor CHOLD. The combinedimpedance of the analog sources must therefore besmall enough to fully charge the holding capacitorwithin the chosen sample time. To minimize the effectsof pin leakage currents on the accuracy of the A/D con-verter, the maximum recommended source imped-ance, RS, is 5 kΩ. After the analog input channel isselected (changed), this sampling function must becompleted prior to starting the conversion. The internalholding capacitor will be in a discharged state prior toeach sample operation.

The user must allow at least 1 TAD period of samplingtime, TSAMP, between conversions to allow each sam-ple to be acquired. This sample time may be controlledmanually in software by setting/clearing the SAMP bit,or it may be automatically controlled by the A/D con-verter. In an automatic configuration, the user mustallow enough time between conversion triggers so thatthe minimum sample time can be satisfied. Refer to theElectrical Specifications for TAD and sample timerequirements.

FIGURE 18-3:ADC ANALOG INPUT MODEL

VDD

ANx

VT = 0.6V

RIC ≤ 250Ω

SamplingSwitch

RSS

CHOLD

= DAC capacitance= 4.4 pFVSSRSS ≤ 3 kΩ

RsVA

CPIN

VT = 0.6V

I leakage± 500 nA

Legend:CPIN= input capacitance

= threshold voltageVT

I leakage= leakage current at the pin due to

various junctions

= interconnect resistanceRIC

= sampling switch resistanceRSS

= sample/hold capacitance (from DAC)CHOLD

Note: CPIN value depends on device package and is not tested. Effect of CPIN negligible if Rs ≤ 5 kΩ.

元器件交易网www.cecb2b.com

dsPIC30F2010

18.9

Module Power-Down Modes

The module has 3 internal power modes. When the

ADON bit is ‘1’, the module is in Active mode; it is fullypowered and functional. When ADON is ‘0’, the moduleis in Off mode. The digital and analog portions of thecircuit are disabled for maximum current savings. Inorder to return to the Active mode from Off mode, theuser must wait for the ADC circuitry to stabilize.

If the A/D interrupt is enabled, the device will wake-upfrom Sleep. If the A/D interrupt is not enabled, the A/Dmodule will then be turned off, although the ADON bitwill remain set.

18.10.2

A/D OPERATION DURING CPU IDLE MODE

18.10A/D Operation During CPU Sleep

and Idle Modes

18.10.1

A/D OPERATION DURING CPU SLEEP MODE

The ADSIDL bit selects if the module will stop on Idle orcontinue on Idle. If ADSIDL = 0, the module will con-tinue operation on assertion of Idle mode. If ADSIDL = 1, the module will stop on Idle.

18.11Effects of a Reset

A device Reset forces all registers to their Reset state.This forces the A/D module to be turned off, and anyconversion and acquisition sequence is aborted. Thevalues that are in the ADCBUF registers are not modi-fied. The A/D result register will contain unknown dataafter a Power-on Reset.

When the device enters Sleep mode, all clock sourcesto the module are shutdown and stay at logic ‘0’.If Sleep occurs in the middle of a conversion, the con-version is aborted. The converter will not continue witha partially completed conversion on exit from Sleepmode.

The A/D module can operate during Sleep mode if theA/D clock source is set to RC (ADRC = 1). When theRC clock source is selected, the A/D module waits oneinstruction cycle before starting the conversion. Thisallows the SLEEP instruction to be executed, whicheliminates all digital switching noise from the conver-sion. When the conversion is complete, the DONE bitwill be set and the result loaded into the ADCBUFregister.

18.12Output Formats

The A/D result is 10 bits wide. The data buffer RAM isalso 10 bits wide. The 10-bit data can be read in one offour different formats. The FORM<1:0> bits select theformat. Each of the output formats translates to a 16-bitresult on the data bus.

Write data will always be in right justified (integer)format.

FIGURE 18-4:

RAM Contents:

A/D OUTPUT DATA FORMATS

d09d08d07d06d05d04d03d02d01d00

Read to Bus:

Signed Fractional (1.15)

d09d08d07d06d05d04d03d02d01d00

Fractional(1.15)

d09d08d07d06d05d04d03d02d01d00

Signed Integerd09d09d09d09d09d09d09d08d07d06d05d04d03d02d01d00

Integer000000d09d08d07d06d05d04d03d02d01d00

元器件交易网www.cecb2b.com

dsPIC30F2010

18.13Configuring Analog Port Pins

The A/D operation is independent of the state of theCH0SA<3:0>/CH0SB<3:0> bits and the TRIS bits.When reading the PORT register, all pins configured asanalog input channels will read as cleared.

Pins configured as digital inputs will not convert an ana-log input. Analog levels on any pin that is defined as adigital input (including the ANx pins), may cause theinput buffer to consume current that exceeds thedevice specifications.

18.14Connection Considerations

The analog inputs have diodes to VDD and VSS as ESDprotection. This requires that the analog input bebetween VDD and VSS. If the input voltage exceeds thisrange by greater than 0.3V (either direction), one of thediodes becomes forward biased and it may damage thedevice if the input current specification is exceeded.An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should beselected to ensure that the sampling time requirementsare satisfied. Any external components connected (viahigh-impedance) to an analog input pin (capacitor,zener diode, etc.) should have very little leakagecurrent at the pin.

TABLE 18-2:Bit 11——————————————————SAMC<4:0>CH0SB<3:0>———————CSSL5CSSL4—————PCFG5PCFG4CH123NA<1:0>CH123SACH0NAPCFG3CSSL3ADRC—CSCNACHPS<1:0>BUFS—SMPI<3:0>ADCS<5:0>CH0SA<3:0>CSSL2CSSL1CSSL0—FORM<1:0>SSRC<2:0>—SIMSAM—ADC Data Buffer 15ASAMSAMPBUFMDONEALTS—ADC Data Buffer 14—ADC Data Buffer 13—ADC Data Buffer 12—ADC Data Buffer 11—ADC Data Buffer 10—ADC Data Buffer 9—ADC Data Buffer 8—ADC Data Buffer 7—ADC Data Buffer 6—ADC Data Buffer 5—ADC Data Buffer 4—ADC Data Buffer 30000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 00uu uuuu uuuu0000 0000 0000 00000000 0000 0000 00000000 0000 0000 00000000 0000 0000 0000PCFG2PCFG1PCFG00000 0000 0000 00000000 0000 0000 0000—ADC Data Buffer 20000 00uu uuuu uuuu—ADC Data Buffer 10000 00uu uuuu uuuu—ADC Data Buffer 00000 00uu uuuu uuuuBit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateADC REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12ADCBUF00280————ADCBUF10282————ADCBUF20284————元器件交易网www.cecb2b.com

DS70118G-page 120ADCBUF30286————ADCBUF40288————ADCBUF5028A————ADCBUF6028C————ADCBUF7028E————ADCBUF80290————dsPIC30F2010

ADCBUF90292————ADCBUFA0294————ADCBUFB0296————ADCBUFC0298————ADCBUFD029A————ADCBUFE029C————ADCBUFF029E————ADCON102A0ADON—ADSIDL—ADCON2 02A2VCFG<2:0>—ADCON302A4———ADCHS02A6CH123NB<1:0>CH123SBCH0NBADPCFG02A8————ADCSSL02AA————Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.© 2006 Microchip Technology Inc.元器件交易网www.cecb2b.com

dsPIC30F2010

19.0

SYSTEM INTEGRATION

19.1

Oscillator System Overview

The dsPIC30F oscillator system has the followingmodules and features:

•Various external and internal oscillator options as clock sources

•An on-chip PLL to boost internal operating frequency

•A clock switching mechanism between various clock sources

•Programmable clock postscaler for system power savings

•A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures•Clock Control Register OSCCON

•Configuration bits for main oscillator selectionTable19-1 provides a summary of the dsPIC30FOscillator Operating modes. A simplified diagram of theoscillator system is shown in Figure19-1.

Configuration bits determine the clock source uponPower-on Reset (POR) and Brown-out Reset (BOR).Thereafter, the clock source can be changed betweenpermissible clock sources. The OSCCON registercontrols the clock switching and reflects system clockrelated status bits.

There are several features intended to maximize sys-tem reliability, minimize cost through elimination ofexternal components, provide Power-Saving Operatingmodes and offer code protection:

•Oscillator Selection•Reset

-Power-on Reset (POR)-Power-up Timer (PWRT)

-Oscillator Start-up Timer (OST)

-Programmable Brown-out Reset (BOR)•Watchdog Timer (WDT)

•Power-Saving modes (Sleep and Idle)•Code Protection•Unit ID Locations

•In-Circuit Serial Programming (ICSP) programming capability

dsPIC30F devices have a Watchdog Timer, which ispermanently enabled via the Configuration bits, or canbe software controlled. It runs off its own RC oscillatorfor added reliability. There are two timers that offer nec-essary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset untilthe crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-uponly, designed to keep the part in Reset while thepower supply stabilizes. With these two timers on-chip,most applications need no external Reset circuitry. Sleep mode is designed to offer a very low currentPower-down mode. The user can wake-up from Sleepthrough external Reset, Watchdog Timer Wake-up orthrough an interrupt. Several oscillator options are alsomade available to allow the part to fit a wide variety ofapplications. In the Idle mode, the clock sources arestill active, but the CPU is shut off. The RC oscillatoroption saves system cost, while the LP crystal optionsaves power.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 19-1:

OSCILLATOR OPERATING MODES

Description

Oscillator Mode

XTL200 kHz-4 MHz crystal on OSC1:OSC2.XT4 MHz-10 MHz crystal on OSC1:OSC2. XT w/ PLL 4x4 MHz-10 MHz crystal on OSC1:OSC2. 4x PLL enabled.XT w/ PLL 8x4 MHz-10 MHz crystal on OSC1:OSC2. 8x PLL enabled.XT w/ PLL 16x4 MHz-10 MHz crystal on OSC1:OSC2. 16x PLL enabled(1).LP32 kHz crystal on SOSCO:SOSCI(2).HS10 MHz-25 MHz crystal.ECExternal clock input (0-40 MHz).ECIOExternal clock input (0-40 MHz). OSC2 pin is I/O.EC w/ PLL 4xExternal clock input (0-40 MHz). OSC2 pin is I/O. 4x PLL enabled(1).EC w/ PLL 8xExternal clock input (0-40 MHz). OSC2 pin is I/O. 8x PLL enabled(1).EC w/ PLL 16xExternal clock input (0-40 MHz). OSC2 pin is I/O. 16x PLL enabled(1).ERCExternal RC oscillator. OSC2 pin is FOSC/4 output(3).ERCIOExternal RC oscillator. OSC2 pin is I/O(3).FRC7.37 MHz internal RC Oscillator.LPRC512 kHz internal RC Oscillator.

Note1:dsPIC30F maximum operating frequency of 120 MHz must be met.

2:LP oscillator can be conveniently shared as system clock, as well as real-time clock for Timer1.3:Requires external R and C. Frequency operation up to 4 MHz.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 19-1:OSCILLATOR SYSTEM BLOCK DIAGRAM Oscillator Configuration bitsPWRSAV InstructionWake-up RequestOSC1OSC2Primary OscillatorFPLLPLL x4, x8, x16 PLLLockPrimary OscNOSC<1:0>Primary OscillatorStability Detector OSWENCOSC<1:0>POR DoneOscillatorStart-upTimer Secondary OscClock Switchingand ControlBlock ProgrammableClock DividerSystemClock2POST<1:0>SOSCOSOSCI32 kHz LPOscillatorSecondaryOscillatorStability Detector Internal Fast RCOscillator (FRC)FRCInternal LowPower RCOscillator (LPRC)LPRCFCKSM<1:0>2Fail-Safe ClockMonitor (FSCM)CFOscillator Trapto Timer1© 2006 Microchip Technology Inc.DS70118G-page 123

元器件交易网www.cecb2b.com

dsPIC30F2010

19.2

19.2.1

Oscillator Configurations

INITIAL CLOCK SOURCE SELECTION

19.2.2

OSCILLATOR START-UP TIMER (OST)

While coming out of Power-on Reset or Brown-outReset, the device selects its clock source based on:a)b)

FOS<1:0> Configuration bits that select one offour oscillator groups.

AND FPR<3:0> Configuration bits that select oneof 13 oscillator choices within the primary group.

The selection is as shown in Table19-2.

In order to ensure that a crystal oscillator (or ceramicresonator) has started and stabilized, an oscillatorstart-up timer is included. It is a simple 10-bit counterthat counts 1024 TOSC cycles before releasing theoscillator clock to the rest of the system. The time-outperiod is designated as TOST. The TOST time is involvedevery time the oscillator has to restart (i.e., on POR,BOR and wake-up from Sleep). The oscillator start-uptimer is applied to the LP Oscillator, XT, XTL, and HSmodes (upon wake-up from Sleep, POR and BOR) forthe primary oscillator.

TABLE 19-2:CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator SourcePrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimaryPrimarySecondaryInternal FRCInternal LPRC

FOS11111111111111001

FOS01111111111111010

FPR31111111000000———

FPR20111100111100———

FPR11001100001101———

FPR010101100101XX———

OSC2 FunctionCLKOI/OI/OI/OI/OCLKOI/OOSC2OSC2OSC2OSC2OSC2OSC2(Notes 1, 2)(Notes 1, 2)(Notes 1, 2)

Oscillator ModeECECIOEC w/ PLL 4xEC w/ PLL 8xEC w/ PLL 16xERCERCIOXT

XT w/ PLL 4xXT w/ PLL 8xXT w/ PLL 16xXTLHSLPFRCLPRCNote1:

OSC2 pin function is determined by the Primary Oscillator mode selection (FPR<3:0>).

Note that OSC1 pin cannot be used as an I/O pin, even if the secondary oscillator or an internal clock source is selected at all times.

元器件交易网www.cecb2b.com

dsPIC30F2010

19.2.3

LP OSCILLATOR CONTROL

TABLE 19-4:

TUN<3:0>Bits0111011001010100001100100001000011111110110111001011101010011000

FRC TUNING

FRC Frequency

+ 10.5%+ 9.0%+ 7.5%+ 6.0%+ 4.5%+ 3.0%+ 1.5%

Center Frequency (oscillator isrunning at calibrated frequency)

- 1.5%- 3.0%- 4.5%- 6.0%- 7.5%- 9.0%- 10.5%- 12.0%

Enabling the LP oscillator is controlled with twoelements:1.2.

The current oscillator group bits COSC<1:0>.The LPOSCEN bit (OSCCON register).

The LP oscillator is ON (even during Sleep mode) ifLPOSCEN = 1. The LP oscillator is the device clock if:• COSC<1:0> = 00 (LP selected as main oscillator) and

• LPOSCEN = 1

Keeping the LP oscillator ON at all times allows for afast switch to the 32 kHz system clock for lower poweroperation. Returning to the faster main oscillator willstill require a start-up time

19.2.4PHASE LOCKED LOOP (PLL)

The PLL multiplies the clock which is generated by theprimary oscillator or Fast RC oscillator. The PLL isselectable to have either gains of x4, x8, and x16. Inputand output frequency ranges are summarized inTable19-3.

19.2.6

TABLE 19-3:

FIN

4 MHz-10 MHz4 MHz-10 MHz4 MHz-7.5 MHz

PLL FREQUENCY RANGE

PLLMultiplier

x4x8x16

FOUT

16 MHz-40 MHz32 MHz-80 MHz MHz-120 MHz

LOW-POWER RC OSCILLATOR (LPRC)

The PLL features a lock output which is asserted whenthe PLL enters a phase locked state. Should the loopfall out of lock (e.g., due to noise), the lock signal will berescinded. The state of this signal is reflected in theread-only LOCK bit in the OSCCON register.

The LPRC oscillator is a component of the WatchdogTimer (WDT) and oscillates at a nominal frequency of512 kHz. The LPRC oscillator is the clock source forthe Power-up Timer (PWRT) circuit, WDT, and clockmonitor circuits. It may also be used to provide a lowfrequency clock source option for applications wherepower consumption is critical and timing accuracy isnot required

The LPRC oscillator is always enabled at a Power-onReset because it is the clock source for the PWRT.After the PWRT expires, the LPRC oscillator willremain on if one of the following is true:

•The Fail-Safe Clock Monitor is enabled•The WDT is enabled

•The LPRC oscillator is selected as the system clock via the COSC<1:0> control bits in the OSCCON registerIf one of the above conditions is not true, the LPRC willshut-off after the PWRT expires.

Note1:OSC2 pin function is determined by the

Primary Oscillator mode selection(FPR<3:0>).

2:OSC1 pin cannot be used as an I/O pin

even if the secondary oscillator or aninternal clock source is selected at alltimes.

19.2.5FAST RC OSCILLATOR (FRC)

The FRC oscillator is a fast (7.37 MHz ±2% nominal)internal RC oscillator. This oscillator is intended to pro-vide reasonable device operating speeds without theuse of an external crystal, ceramic resonator or RC network.

The dsPIC30F operates from the FRC oscillator whenthe current oscillator selection control bits in the

OSCCON register (OSCCON<13:12>) are set to ‘01’.The four bit field specified by TUN<3:0> (OSCCON<15:14> and OSCCON<11:10>) allows the user to tunethe internal fast RC oscillator (nominal 7.37MHz). Theuser can tune the FRC oscillator within a range of -12%(or -960 kHz) to +10.5% (or +840 kHz) in steps of1.50% around the factory calibrated setting, seeTable19-4.

元器件交易网www.cecb2b.com

dsPIC30F2010

19.2.7

FAIL-SAFE CLOCK MONITOR

The Fail-Safe Clock Monitor (FSCM) allows the deviceto continue to operate even in the event of an oscillatorfailure. The FSCM function is enabled by appropriatelyprogramming the FCKSM Configuration bits (ClockSwitch and Monitor Selection bits) in the FOSC deviceConfiguration register. If the FSCM function isenabled, the LPRC Internal oscillator will run at alltimes (except during Sleep mode) and will not be subject to control by the SWDTEN bit.

In the event of an oscillator failure, the FSCM will gen-erate a clock failure trap event and will switch the sys-tem clock over to the FRC oscillator. The user will thenhave the option to either attempt to restart the oscillatoror execute a controlled shutdown. The user may decideto treat the trap as a warm Reset by simply loading theReset address into the oscillator fail trap vector. In thisevent, the CF (Clock Fail) status bit (OSCCON<3>) isalso set whenever a clock failure is recognized.In the event of a clock failure, the WDT is unaffectedand continues to run on the LPRC clock.

If the oscillator has a very slow start-up time comingout of POR, BOR or Sleep, it is possible that thePWRT timer will expire before the oscillator hasstarted. In such cases, the FSCM will be activated andthe FSCM will initiate a clock failure trap, and theCOSC<1:0> bits are loaded with FRC oscillator selec-tion. This will effectively shut-off the original oscillatorthat was trying to start.

The user may detect this situation and restart theoscillator in the clock fail trap ISR.

Upon a clock failure detection, the FSCM module willinitiate a clock switch to the FRC Oscillator as follows:1.2.3.

The COSC bits (OSCCON<13:12>) are loadedwith the FRC Oscillator selection value.CF bit is set (OSCCON<3>).

OSWEN control bit (OSCCON<0>) is cleared.

The OSCCON register holds the control and Status bitsrelated to clock switching.

•COSC<1:0>: Read-only status bits always reflect the current oscillator group in effect.

•NOSC<1:0>: Control bits which are written to indicate the new oscillator group of choice.-On POR and BOR, COSC<1:0> and NOSC<1:0> are both loaded with the Configuration bit values FOS<1:0>.

•LOCK: The LOCK status bit indicates a PLL lock.•CF: Read-only status bit indicating if a clock fail detect has occurred.

•OSWEN: Control bit changes from a ‘0’ to a ‘1’ when a clock transition sequence is initiated. Clearing the OSWEN control bit will abort a clock transition in progress (used for hang-up situations).If Configuration bits FCKSM<1:0> = 1x, then the clockswitching and fail-safe clock monitor functions are disabled. This is the default Configuration bit setting.If clock switching is disabled, then the FOS<1:0> andFPR<3:0> bits directly control the oscillator selectionand the COSC<1:0> bits do not control the clockselection. However, these bits will reflect the clocksource selection.Note:

The application should not attempt toswitch to a clock of frequency lower than100 KHz when the fail-safe clock monitor isenabled. If such clock switching isperformed, the device may generate anoscillator fail trap and switch to the Fast RCoscillator.

19.2.8

PROTECTION AGAINST

ACCIDENTAL WRITES TO OSCCON

For the purpose of clock switching, the clock sourcesare sectioned into four groups:1.2.3.4.

PrimarySecondaryInternal FRCInternal LPRC

A write to the OSCCON register is intentionally madedifficult because it controls clock switching and clockscaling.

To write to the OSCCON low byte, the following codesequence must be executed without any otherinstructions in between:

•Byte Write “0x46” to OSCCON low•Byte Write “0x57” to OSCCON low

Byte Write is allowed for one instruction cycle. Write thedesired value or use bit manipulation instruction.To write to the OSCCON high byte, the followinginstructions must be executed without any otherinstructions in between:

•Byte Write “0x78” to OSCCON high•Byte Write “0x9A” to OSCCON high

Byte Write is allowed for one instruction cycle. Write thedesired value or use bit manipulation instruction.

The user can switch between these functional groups,but cannot switch between options within a group. If theprimary group is selected, then the choice within thegroup is always determined by the FPR<3:0> Configuration bits.

元器件交易网www.cecb2b.com

dsPIC30F2010

19.3

Reset

The dsPIC30F2010 differentiates between variouskinds of Reset: a)b)c)d)e)f)g)h)

Power-on Reset (POR)

MCLR Reset during normal operationMCLR Reset during Sleep

Watchdog Timer (WDT) Reset (during normaloperation)

Programmable Brown-out Reset (BOR) RESET Instruction

Reset cause by trap lockup (TRAPR)

Reset caused by illegal opcode, or by using anuninitialized W register as an Address Pointer(IOPUWR)

Different registers are affected in different ways by var-ious Reset conditions. Most registers are not affectedby a WDT wake-up, since this is viewed as the resump-tion of normal operation. Status bits from the RCONregister are set or cleared differently in different Resetsituations, as indicated in Table19-5. These bits areused in software to determine the nature of the Reset. A block diagram of the on-chip Reset circuit is shown inFigure19-2.

A MCLR noise filter is provided in the MCLR Resetpath. The filter detects and ignores small pulses.Internally generated Resets do not drive MCLR pin low.FIGURE 19-2:

RESETInstruction

RESET SYSTEM BLOCK DIAGRAM

DigitalGlitch Filter

MCLR

Sleep or IdleWDTModuleVDD RiseDetect

VDD

Brown-outReset

BOR

BOREN

Trap Conflict

Illegal Opcode/

Uninitialized W Register

SYSRST

POR

19.3.1POR: POWER-ON RESET

A power-on event will generate an internal POR pulsewhen a VDD rise is detected. The Reset pulse will occurat the POR circuit threshold voltage (VPOR), which isnominally 1.85V. The device supply voltage character-istics must meet specified starting voltage and rise raterequirements. The POR pulse will Reset a POR timerand place the device in the Reset state. The POR alsoselects the device clock source identified by the oscillator configuration fuses.

The POR circuit inserts a small delay, TPOR, which isnominally 10 μs and ensures that the device bias cir-cuits are stable. Furthermore, a user selected power-up time-out (TPWRT) is applied. The TPWRT parameteris based on device Configuration bits and can be 0 ms(no delay), 4 ms, 16 ms or ms. The total delay is atdevice power-up TPOR + TPWRT. When these delayshave expired, SYSRST will be negated on the nextleading edge of the Q1 clock, and the PC will jump tothe Reset vector.

The timing for the SYSRST signal is shown inFigure19-3 through Figure19-5.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 19-3:VDDMCLRINTERNAL PORTOSTOST TIME-OUTTPWRTPWRT TIME-OUTTIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD) INTERNAL ResetFIGURE 19-4:VDDMCLRINTERNAL PORTIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1 TOSTOST TIME-OUTTPWRTPWRT TIME-OUTINTERNAL ResetFIGURE 19-5:VDDMCLRINTERNAL PORTIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2 TOSTOST TIME-OUTTPWRTPWRT TIME-OUTINTERNAL ResetDS70118G-page 128© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

19.3.1.1

POR with Long Crystal Start-up Time (with FSCM Enabled)

The oscillator start-up circuitry is not linked to the PORcircuitry. Some crystal circuits (especially low fre-quency crystals) will have a relatively long start-uptime. Therefore, one or more of the following conditionsis possible after the POR timer and the PWRT haveexpired:

•The oscillator circuit has not begun to oscillate.•The oscillator start-up timer has NOT expired (if a crystal oscillator is used).

•The PLL has not achieved a LOCK (if PLL is used). If the FSCM is enabled and one of the above conditionsis true, then a clock failure trap will occur. The devicewill automatically switch to the FRC oscillator and theuser can switch to the desired crystal oscillator in thetrap ISR.

A BOR will generate a Reset pulse which will reset thedevice. The BOR will select the clock source, based onthe device Configuration bit values (FOS<1:0> andFPR<3:0>). Furthermore, if an Oscillator mode isselected, the BOR will activate the Oscillator Start-upTimer (OST). The system clock is held until OSTexpires. If the PLL is used, then the clock will be helduntil the LOCK bit (OSCCON<5>) is ‘1’.

Concurrently, the POR time-out (TPOR) and the PWRTtime-out (TPWRT) will be applied before the internalReset is released. If TPWRT = 0 and a crystal oscillatoris being used, then a nominal delay of TFSCM = 100 μsis applied. The total delay in this case is (TPOR +TFSCM).

The BOR status bit (RCON<1>) will be set to indicatethat a BOR has occurred. The BOR circuit, if enabled,will continue to operate while in Sleep or Idle modesand will reset the device should VDD fall below the BORthreshold voltage.

19.3.1.2Operating without FSCM and PWRT

FIGURE 19-6:

If the FSCM is disabled and the Power-up Timer(PWRT) is also disabled, then the device will exit rap-idly from Reset on power-up. If the clock source isFRC, LPRC, EXTRC or EC, it will be activeimmediately.

If the FSCM is disabled and the system clock has notstarted, the device will be in a frozen state at the Resetvector until the system clock starts. From the user’sperspective, the device will appear to be in Reset untila system clock is available.

EXTERNAL POWER-ON RESET CIRCUIT (FOR

SLOW VDD POWER-UP)

VDD

MCLR

dsPIC30F

19.3.2

BOR: PROGRAMMABLE BROWN-OUT RESET

The BOR module is based on an internal voltage refer-ence circuit. The main purpose of the BOR module is togenerate a device Reset when a brown-out conditionoccurs. Brown-out conditions are generally caused byglitches on the AC mains (i.e., missing portions of theAC cycle waveform due to bad power transmissionlines or voltage sags due to excessive current drawwhen a large inductive load is turned on).

The BOR module allows selection of one of the follow-ing voltage trip points:•2.6V-2.71V•4.1V-4.4V•4.58V-4.73VNote:

The BOR voltage trip points indicated hereare nominal values provided for designguidance only.

Note1:External Power-on Reset circuit is

required only if the VDD power-up slopeis too slow. The diode D helps dischargethe capacitor quickly when VDD powersdown.

2:R should be suitably chosen so as to

make sure that the voltage drop acrossR does not violate the device’s electricalspecification.3:R1 should be suitably chosen so as to

limit any current flowing into MCLR fromexternal capacitor C, in the event ofMCLR/VPP pin breakdown due to Elec-trostatic Discharge (ESD) or ElectricalOverstress (EOS).Note:

Dedicated supervisory devices, such asthe MCP1XX and MCP8XX, may also beused as an external Power-on Reset circuit.

元器件交易网www.cecb2b.com

dsPIC30F2010

Table19-5 shows the Reset conditions for the RCONRegister. Since the control bits within the RCON regis-ter are R/W, the information in the table implies that allthe bits are negated prior to the action specified in thecondition column.

TABLE 19-5:INITIALIZATION CONDITION FOR RCON REGISTER CASE 1

Program Counter0x0000000x0000000x0000000x0000000x0000000x0000000x000000PC + 2PC + 2(1)0x0000040x0000000x000000

TRAPRIOPUWREXTRSWRWDTOIDLESLEEPPORBOR000000000010

000000000001

001011000000

000100000000

000000110000

000001000000

000010011000

100000000000

110000000000

Condition

Power-on ResetBrown-out Reset

MCLR Reset during normal operation

Software Reset during normal operation

MCLR Reset during SleepMCLR Reset during IdleWDT Time-out ResetWDT Wake-up

Interrupt Wake-up from Sleep

Clock Failure TrapTrap Reset

Illegal Operation Trap

Legend:u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’

Note1:When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector. Table19-6 shows a second example of the bitconditions for the RCON Register. In this case, it is notassumed the user has set/cleared specific bits prior toaction specified in the condition column.

TABLE 19-6:INITIALIZATION CONDITION FOR RCON REGISTER CASE 2

Program

TRAPRIOPUWREXTRSWRWDTOIDLESLEEPPORBOR

Counter0x0000000x0000000x0000000x0000000x0000000x0000000x000000PC + 2PC + 2

(1)Condition

Power-on ResetBrown-out Reset

MCLR Reset during normal operation

Software Reset during normal operation

MCLR Reset during SleepMCLR Reset during IdleWDT Time-out ResetWDT Wake-up

Interrupt Wake-up from Sleep

Clock Failure TrapTrap Reset

Illegal Operation Reset

0uuuuuuuuu1u

0uuuuuuuuuu1

0u10110uuuuu

0u01uu0uuuuu

0u000011uuuu

0u00010uuuuu

0u0010011uuu

10uuuuuuuuuu

11uuuuuuuuuu

0x0000040x0000000x000000

Legend:u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’

Note1:When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

元器件交易网www.cecb2b.com

dsPIC30F2010

19.4

19.4.1

Watchdog Timer (WDT)

WATCHDOG TIMER OPERATION

The processor wakes up from Sleep if at least one ofthe following conditions has occurred:

•any interrupt that is individually enabled and meets the required priority level•any Reset (POR, BOR and MCLR) •WDT time-out

On waking up from Sleep mode, the processor willrestart the same clock that was active prior to entryinto Sleep mode. When clock switching is enabled,bits COSC<1:0> will determine the oscillator sourcethat will be used on wake-up. If clock switch isdisabled, then there is only one system clock.Note:

If a POR or BOR occurred, the selection ofthe oscillator is based on the FOS<1:0>and FPR<3:0> Configuration bits.

The primary function of the Watchdog Timer (WDT) isto reset the processor in the event of a software mal-function. The WDT is a free running timer, which runsoff an on-chip RC oscillator, requiring no external com-ponent. Therefore, the WDT timer will continue to oper-ate even if the main processor clock (e.g., the crystaloscillator) fails.

19.4.2

ENABLING AND DISABLING THE WDT

The Watchdog Timer can be “Enabled” or “Disabled”only through a Configuration bit (FWDTEN) in the Configuration register FWDT.

Setting FWDTEN = 1 enables the Watchdog Timer.The enabling is done when programming the device.By default, after chip-erase, FWDTEN bit = 1. Anydevice programmer capable of programmingdsPIC30F devices allows programming of this andother Configuration bits.

If enabled, the WDT will increment until it overflows or“times out”. A WDT time-out will force a device Reset(except during Sleep). To prevent a WDT time-out, theuser must clear the Watchdog Timer using a CLRWDTinstruction.

If a WDT times out during Sleep, the device will wake-up. The WDTO bit in the RCON register will be clearedto indicate a wake-up resulting from a WDT time-out.Setting FWDTEN = 0 allows user software to enable/disable the Watchdog Timer via the SWDTEN(RCON<5>) control bit.

If the clock source is an oscillator, the clock to thedevice will be held off until OST times out (indicating astable oscillator). If PLL is used, the system clock isheld off until LOCK = 1 (indicating that the PLL isstable). In either case, TPOR, TLOCK and TPWRT delaysare applied.

If EC, FRC, LPRC or ERC oscillators are used, then adelay of TPOR (~ 10 μs) is applied. This is the smallestdelay possible on wake-up from Sleep.

Moreover, if LP oscillator was active during Sleep, andLP is the oscillator used on wake-up, then the start-updelay will be equal to TPOR. PWRT delay and OSTtimer delay are not applied. In order to have the small-est possible start-up delay when waking up from Sleep,one of these faster wake-up options should be selectedbefore entering Sleep.

Any interrupt that is individually enabled (using the cor-responding IE bit) and meets the prevailing prioritylevel will be able to wake-up the processor. The proces-sor will process the interrupt and branch to the ISR.The Sleep status bit in RCON register is set uponwake-up.Note:

In spite of various delays applied (TPOR,TLOCK and TPWRT), the crystal oscillator(and PLL) may not be active at the end ofthe time-out (e.g., for low-frequency crys-tals. In such cases), if FSCM is enabled,then the device will detect this as a clockfailure and process the clock failure trap,the FRC oscillator will be enabled, and theuser will have to re-enable the crystaloscillator. If FSCM is not enabled, then thedevice will simply suspend execution ofcode until the clock is stable, and willremain in Sleep until the oscillator clockhas started.

19.5Power-Saving Modes

There are two power-saving states that can be enteredthrough the execution of a special instruction, PWRSAV.These are: Sleep and Idle.

The format of the PWRSAV instruction is as follows:PWRSAV , where ‘parameter’ definesIdle or Sleep mode.

19.5.1SLEEP MODE

In Sleep mode, the clock to the CPU and peripherals isshutdown. If an on-chip oscillator is being used, it isshutdown.

The fail-safe clock monitor is not functional duringSleep, since there is no clock to monitor. However,LPRC clock remains active if WDT is operational duringSleep.

The Brown-out protection circuit and the Low VoltageDetect circuit, if enabled, will remain functional duringSleep.

元器件交易网www.cecb2b.com

dsPIC30F2010

All Resets will wake-up the processor from Sleepmode. Any Reset, other than POR, will set the Sleepstatus bit. In a POR, the Sleep bit is cleared.

If Watchdog Timer is enabled, then the processor willwake-up from Sleep mode upon WDT time-out. TheSleep and WDTO status bits are both set.

3.4.

FBORPOR (0xF80004): BOR and POR Configuration Register

FGS (0xF8000A): General Code Segment Configuration Register

19.5.2IDLE MODE

In Idle mode, the clock to the CPU is shutdown whileperipherals keep running. Unlike Sleep mode, the clocksource remains active.

Several peripherals have a control bit in each module,that allows them to operate during Idle.

LPRC fail-safe clock remains active if clock failuredetect is enabled.

The processor wakes up from Idle if at least one of thefollowing conditions is true:

•on any interrupt that is individually enabled (IE bit is ‘1’) and meets the required priority level •on any Reset (POR, BOR, MCLR)•on WDT time-out

Upon wake-up from Idle mode, the clock is reapplied tothe CPU and instruction execution begins immediately,starting with the instruction following the PWRSAVinstruction.

Any interrupt that is individually enabled (using IE bit)and meets the prevailing priority level will be able towake-up the processor. The processor will process theinterrupt and branch to the ISR. The Idle status bit inRCON register is set upon wake-up.

Any Reset, other than POR, will set the Idle status bit.On a POR, the Idle bit is cleared.

If Watchdog Timer is enabled, then the processor willwake-up from Idle mode upon WDT time-out. The Idleand WDTO status bits are both set.

Unlike wake-up from Sleep, there are no time delaysinvolved in wake-up from Idle.

The placement of the Configuration bits is automati-cally handled when you select the device in your deviceprogrammer. The desired state of the Configuration bitsmay be specified in the source code (dependent on thelanguage tool used), or through the programming inter-face. After the device has been programmed, the appli-cation software may read the Configuration bit valuesthrough the table read instructions. For additional infor-mation, please refer to the programming specificationsof the device.Note:

If the code protection configuration fusebits (FGS and FGS)have been programmed, an erase of theentire code-protected device is onlypossible at voltages VDD ≥ 4.5V.

19.7In-Circuit Debugger

When MPLAB® ICD2 is selected as a Debugger, the In-Circuit Debugging functionality is enabled. This func-tion allows simple debugging functions when used withMPLAB IDE. When the device has this feature enabled,some of the resources are not available for generaluse. These resources include the first 80 bytes of dataRAM and two I/O pins.

One of four pairs of debug I/O pins may be selected bythe user using configuration options in MPLAB IDE.These pin pairs are named EMUD/EMUC, EMUD1/EMUC1, EMUD2/EMUC2 and EMUD3/EMUC3.In each case, the selected EMUD pin is the Emulation/Debug Data line, and the EMUC pin is the Emulation/Debug Clock line. These pins will interface to theMPLAB ICD 2 module available from Microchip. Theselected pair of Debug I/O pins is used by MPLABICD2 to send commands and receive responses, aswell as to send and receive data. To use the In-CircuitDebugger function of the device, the design mustimplement ICSP connections to MCLR, VDD, VSS,PGC, PGD and the selected EMUDx/EMUCx pin pair.This gives rise to two possibilities:1.

If EMUD/EMUC is selected as the Debug I/O pinpair, then only a 5-pin interface is required, asthe EMUD and EMUC pin functions are multi-plexed with the PGD and PGC pin functions inall dsPIC30F devices.

If EMUD1/EMUC1, EMUD2/EMUC2 or EMUD3/EMUC3 is selected as the Debug I/O pin pair,then a 7-pin interface is required, as theEMUDx/EMUCx pin functions (x = 1, 2 or 3) arenot multiplexed with the PGD and PGC pinfunctions.

19.6Device Configuration Registers

The Configuration bits in each device Configurationregister specify some of the device modes and are pro-grammed by a device programmer, or by using the In-Circuit Serial Programming (ICSP) programming capa-bility feature of the device. Each device Configurationregister is a 24-bit register, but only the lower 16 bits ofeach register are used to hold configuration data.There are four device Configuration registers availableto the user:1.2.

FOSC (0xF80000): Oscillator Configuration Register

FWDT (0xF80002): Watchdog Timer Configuration Register

TABLE 19-7:Bit 11—TUN1TUN0NOSC<1:0>POST<1:0>LOCK—CF—LPOSCENOSWENDepends on Configuration bits.———EXTRSWRSWDTENWDTOSLEEPIDLEBORPORDepends on type of Reset.Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0Reset StateSYSTEM INTEGRATION REGISTER MAPSFR NameAddr.Bit 15Bit 14Bit 13Bit 12RCON0740TRAPRIOPUWRBGST—OSCCON0742TUN3TUN2COSC<1:0>Legend:u = uninitialized bitNote:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.元器件交易网www.cecb2b.com

TABLE 19-8:Bit 13————————————————PWMPINHPOLLPOLBOREN—BORV<1:0>————————FWPSA<1:0>—————FOS<1:0>————Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2DEVICE CONFIGURATION REGISTER MAPBit 1Bit 0FPR<3:0>FWPSB<3:0>FPWRT<1:0>GCPGWRPFile Name———Addr.Bits 23-16Bit 15Bit 14© 2006 Microchip Technology Inc.FOSCF80000—FCKSM<1:0>FWDTF80002—FWDTENFBORPORF80004—MCLRENFGSF8000A——Note:Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.dsPIC30F2010

DS70118G-page 133元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

dsPIC30F2010

20.0

INSTRUCTION SET SUMMARY

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

•The W register (with or without an address modi-fier) or file register (specified by the value of ‘Ws’ or ‘f’)

•The bit in the W register or file register

(specified by a literal value, or indirectly by the contents of register ‘Wb’) The literal instructions that involve data movement mayuse some of the following operands:

•A literal value to be loaded into a W register or file register (specified by the value of ‘k’)

•The W register or file register where the literal value is to be loaded (specified by ‘Wb’ or ‘f’)However, literal instructions that involve arithmetic orlogical operations use some of the following operands:•The first source operand, which is a register ‘Wb’ without any address modifier

•The second source operand, which is a literal value

•The destination of the result (only if not the same as the first source operand), which is typically a register ‘Wd’ with or without an address modifierThe MAC class of DSP instructions may use some of thefollowing operands:

•The accumulator (A or B) to be used (required operand)

•The W registers to be used as the two operands•The X and Y address space prefetch operations•The X and Y address space prefetch destinations•The accumulator write-back destination

The other DSP instructions do not involve anymultiplication, and may include:

•The accumulator to be used (required)

•The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier

•The amount of shift, specified by a W register ‘Wn’ or a literal valueThe control instructions may use some of the followingoperands:

•A program memory address

•The mode of the table read and table write instructions

All instructions are a single word, except for certaindouble word instructions, which were made doubleword instructions so that all the required information isavailable in these 48 bits. In the second word, the8MSbs are ‘0’s. If this second word is executed as aninstruction (by itself), it will execute as a NOP.

The dsPIC30F instruction set adds manyenhancements to the previous PIC® MCU instructionsets, while maintaining an easy migration from PICMCU instruction sets.

Most instructions are a single program memory word(24 bits). Only three instructions require two programmemory locations.

Each single-word instruction is a 24-bit word dividedinto an 8-bit opcode which specifies the instructiontype, and one or more operands which further specifythe operation of the instruction.

The instruction set is highly orthogonal and is groupedinto five basic categories:•••••

Word or byte-oriented operationsBit-oriented operationsLiteral operationsDSP operationsControl operations

Table20-1 shows the general symbols used indescribing the instructions.

The dsPIC30F instruction set summary in Table20-2lists all the instructions along with the status flagsaffected by each instruction.

Most word or byte-oriented W register instructions(including barrel shift instructions) have threeoperands:

•The first source operand, which is typically a register ‘Wb’ without any address modifier

•The second source operand, which is typically a register ‘Ws’ with or without an address modifier•The destination of the result, which is typically a register ‘Wd’ with or without an address modifier However, word or byte-oriented file register instructionshave two operands:

•The file register specified by the value ‘f’

•The destination, which could either be the file register ‘f’ or the W0 register, which is denoted as ‘WREG’

元器件交易网www.cecb2b.com

dsPIC30F2010

Most single-word instructions are executed in a singleinstruction cycle, unless a conditional test is true or theprogram counter is changed as a result of the instruc-tion. In these cases, the execution takes two instructioncycles with the additional instruction cycle(s) executedas a NOP. Notable exceptions are the BRA (uncondi-tional/computed branch), indirect CALL/GOTO, all tablereads and writes and RETURN/RETFIE instructions,which are single-word instructions, but take two orthree cycles. Certain instructions that involve skippingover the subsequent instruction, require either two or

three cycles if the skip is performed, depending onwhether the instruction being skipped is a single-wordor two-word instruction. Moreover, double word movesrequire two cycles. The double word instructionsexecute in two instruction cycles.Note:

For more details on the instruction set,refer to the “dsPIC30F/33F Programmer’sReference Manual” (DS70157).

TABLE 20-1:

Field

SYMBOLS USED IN OPCODE DESCRIPTIONS

Description

Means literal defined by “text“Means “content of text“

Means “the location addressed by text”Optional field or operationRegister bit fieldByte mode selection

Double word mode selectionShadow register select

Word mode selection (default)One of two accumulators {A, B}

Accumulator write-back destination address register ∈ {W13, [W13] + = 2}4-bit bit selection field (used in word addressed instructions) ∈ {0...15}MCU status bits: Carry, Digit Carry, Negative, Overflow, ZeroAbsolute address, label or expression (resolved by the linker)File register address ∈ {0x0000...0x1FFF}1-bit unsigned literal ∈ {0,1}4-bit unsigned literal ∈ {0...15}5-bit unsigned literal ∈ {0...31}8-bit unsigned literal ∈ {0...255}

10-bit unsigned literal ∈ {0...255} for Byte mode, {0:1023} for Word mode14-bit unsigned literal ∈ {0...16384}16-bit unsigned literal ∈ {0...65535}

23-bit unsigned literal ∈ {0...8388608}; LSB must be 0Field does not require an entry, may be blank

DSP status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB SaturateProgram Counter

10-bit signed literal ∈ {-512...511}

16-bit signed literal ∈ {-32768...32767}6-bit signed literal ∈ {-16...16}

#text(text)[text]{ }.b.d.S.wAccAWBbit4

C, DC, N, OV, ZExprflit1lit4lit5lit8lit10lit14lit16lit23None

OA, OB, SA, SBPC

Slit10Slit16Slit6

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 20-1:

Field

WbWdWdoWm,WnWm*WmWm*WnWnWndWnsWREGWsWsoWx

SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Description

Base W register ∈ {W0..W15}

Destination W register ∈ { Wd, [Wd], [Wd++], [Wd--], [++Wd], [--Wd] }Destination W register ∈

{ Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] } Dividend, Divisor working register pair (direct addressing)

Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}

Multiplicand and Multiplier working register pair for DSP instructions ∈{W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}One of 16 working registers ∈ {W0..W15}

One of 16 destination working registers ∈ {W0..W15}One of 16 source working registers ∈ {W0..W15}W0 (working register used in file register instructions)

Source W register ∈ { Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws] }Source W register ∈

{ Wns, [Wns], [Wns++], [Wns--], [++Wns], [--Wns], [Wns+Wb] } X data space prefetch address register for DSP instructions

∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12],none}

X data space prefetch destination register for DSP instructions ∈ {W4..W7}Y data space prefetch address register for DSP instructions

∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}

Y data space prefetch destination register for DSP instructions ∈ {W4..W7}

WxdWy

Wyd

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 20-2:

BaseInstr#1

AssemblyMnemonicADD

ADDADDADDADDADDADDADD

ADDC

ADDCADDCADDCADDCADDC

AND

ANDANDANDANDAND

ASR

ASRASRASRASRASR

BCLRBRA

BCLRBCLRBRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRABRA

710

BSETBSWBTGBTSC

BSETBSETBSW.CBSW.ZBTGBTGBTSCBTSC

INSTRUCTION SET OVERVIEW

Assembly SyntaxAccff,WREG#lit10,WnWb,Ws,WdWb,#lit5,WdWso,#Slit4,Accff,WREG#lit10,WnWb,Ws,WdWb,#lit5,Wdff,WREG#lit10,WnWb,Ws,WdWb,#lit5,Wdff,WREGWs,WdWb,Wns,WndWb,#lit5,Wndf,#bit4Ws,#bit4C,ExprGE,ExprGEU,ExprGT,ExprGTU,ExprLE,ExprLEU,ExprLT,ExprLTU,ExprN,ExprNC,ExprNN,ExprNOV,ExprNZ,ExprOA,ExprOB,ExprOV,ExprSA,ExprSB,ExprExprZ,ExprWnf,#bit4Ws,#bit4Ws,WbWs,Wbf,#bit4Ws,#bit4f,#bit4Ws,#bit4

Description

Add Accumulatorsf = f + WREGWREG = f + WREGWd = lit10 + WdWd = Wb + WsWd = Wb + lit5

16-bit Signed Add to Accumulatorf = f + WREG + (C)WREG = f + WREG + (C)Wd = lit10 + Wd + (C)Wd = Wb + Ws + (C)Wd = Wb + lit5 + (C)f = f .AND. WREGWREG = f .AND. WREGWd = lit10 .AND. WdWd = Wb .AND. WsWd = Wb .AND. lit5f = Arithmetic Right Shift fWREG = Arithmetic Right Shift fWd = Arithmetic Right Shift Ws

Wnd = Arithmetic Right Shift Wb by WnsWnd = Arithmetic Right Shift Wb by lit5Bit Clear fBit Clear WsBranch if Carry

Branch if greater than or equal

Branch if unsigned greater than or equalBranch if greater than

Branch if unsigned greater thanBranch if less than or equal

Branch if unsigned less than or equalBranch if less than

Branch if unsigned less thanBranch if NegativeBranch if Not CarryBranch if Not NegativeBranch if Not OverflowBranch if Not Zero

Branch if accumulator A overflowBranch if accumulator B overflowBranch if Overflow

Branch if accumulator A saturatedBranch if accumulator B saturatedBranch Unconditionally Branch if ZeroComputed BranchBit Set fBit Set Ws

Write C bit to WsWrite Z bit to WsBit Toggle fBit Toggle WsBit Test f, Skip if ClearBit Test Ws, Skip if Clear

# of words111111111111111111111111111111111111111111111111111111

# of cycles1111111111111111111111111 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)1 (2)21 (2)21111111 (2 or 3)1 (2 or 3)

Status Flags AffectedOA,OB,SA,SBC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZOA,OB,SA,SBC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZN,ZN,ZN,ZN,ZN,ZC,N,OV,ZC,N,OV,ZC,N,OV,ZN,ZN,ZNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNone

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 20-2:

BaseInstr#11

AssemblyMnemonicBTSS

BTSSBTSS

BTST

BTSTBTST.CBTST.ZBTST.CBTST.Z

BTSTS

BTSTSBTSTS.CBTSTS.Z

1415

CALLCLR

CALLCALLCLRCLRCLRCLR

1617

CLRWDTCOM

CLRWDTCOMCOMCOM

CPCPCP

1920

CP0CPB

CP0CP0CPBCPBCPB

212223242526

CPSEQCPSGTCPSLTCPSNEDAWDEC

CPSEQCPSGTCPSLTCPSNEDAWDECDECDEC

DEC2

DEC2DEC2DEC2

2829

DISIDIV

DISIDIV.SDDIV.UDIV.UD

30313233

DIVFDOEDEDAC

DODOEDEDAC

ff,WREGWs,Wdf

Wb,#lit5Wb,WsfWsf

Wb,#lit5Wb,WsWb, WnWb, WnWb, WnWb, WnWnff,WREGWs,Wdff,WREGWs,Wd#lit14Wm,WnWm,WnWm,Wn#lit14,ExprWn,Expr

Wm*Wm,Acc,Wx,Wy,WxdWm*Wm,Acc,Wx,Wy,Wxd

INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Syntaxf,#bit4Ws,#bit4f,#bit4Ws,#bit4Ws,#bit4Ws,WbWs,Wbf,#bit4Ws,#bit4Ws,#bit4lit23WnfWREGWs

Acc,Wx,Wxd,Wy,Wyd,AWB

Description

Bit Test f, Skip if SetBit Test Ws, Skip if SetBit Test fBit Test Ws to CBit Test Ws to ZBit Test Ws to C Bit Test Ws to ZBit Test then Set fBit Test Ws to C, then SetBit Test Ws to Z, then SetCall subroutineCall indirect subroutinef = 0x0000WREG = 0x0000Ws = 0x0000Clear AccumulatorClear Watchdog Timerf = fWREG = fWd = Ws

Compare f with WREGCompare Wb with lit5

Compare Wb with Ws (Wb - Ws)Compare f with 0x0000Compare Ws with 0x0000

Compare f with WREG, with BorrowCompare Wb with lit5, with BorrowCompare Wb with Ws, with Borrow (Wb - Ws - C)

Compare Wb with Wn, skip if =Compare Wb with Wn, skip if >Compare Wb with Wn, skip if Disable Interrupts for k instruction cyclesSigned 16/16-bit Integer DivideSigned 32/16-bit Integer DivideUnsigned 16/16-bit Integer DivideUnsigned 32/16-bit Integer DivideSigned 16/16-bit Fractional DivideDo code to PC+Expr, lit14 + 1 timesDo code to PC+Expr, (Wn) + 1 timesEuclidean Distance (no accumulate)Euclidean Distance

# of words1111111111211111111111111111111111111111111112211

# of cycles1 (2 or 3)1 (2 or 3)111111112211111111111111111 (2 or 3)1 (2 or 3)1 (2 or 3)1 (2 or 3)1111111118181818182211

Status Flags AffectedNoneNoneZCZCZZCZNoneNoneNoneNoneNone

OA,OB,SA,SBWDTO,SleepN,ZN,ZN,Z

C,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZNoneNoneNoneNoneC

C,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZNoneN,Z,C, OVN,Z,C, OVN,Z,C, OVN,Z,C, OVN,Z,C, OVNoneNoneOA,OB,OAB,SA,SB,SABOA,OB,OAB,SA,SB,SAB

DIV.S Wm,Wn

DIVF Wm,Wn

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 20-2:

BaseInstr#343536373839

AssemblyMnemonicEXCHFBCLFF1LFF1RGOTOINC

EXCHFBCLFF1LFF1RGOTOGOTOINCINCINC

INC2

INC2INC2INC2

IOR

IORIORIORIORIOR

424344

LACLNKLSR

LACLNKLSRLSRLSRLSRLSR

MAC

MACMAC

MOV

MOVMOVMOVMOVMOV.bMOVMOVMOV

INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly SyntaxWns,WndWs,WndWs,WndWs,WndExprWnff,WREGWs,Wdff,WREGWs,Wdff,WREG#lit10,WnWb,Ws,WdWb,#lit5,WdWso,#Slit4,Acc#lit14ff,WREGWs,WdWb,Wns,WndWb,#lit5,Wnd

Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB

Wm*Wm,Acc,Wx,Wxd,Wy,Wydf,Wnff,WREG#lit16,Wn#lit8,WnWn,fWso,WdoWREG,f

Description

Swap Wns with Wnd

Find Bit Change from Left (MSb) Side Find First One from Left (MSb) Side Find First One from Right (LSb) Side Go to addressGo to indirectf = f + 1WREG = f + 1Wd = Ws + 1f = f + 2WREG = f + 2Wd = Ws + 2f = f .IOR. WREGWREG = f .IOR. WREGWd = lit10 .IOR. WdWd = Wb .IOR. WsWd = Wb .IOR. lit5Load AccumulatorLink frame pointerf = Logical Right Shift fWREG = Logical Right Shift fWd = Logical Right Shift Ws

Wnd = Logical Right Shift Wb by WnsWnd = Logical Right Shift Wb by lit5Multiply and AccumulateSquare and AccumulateMove f to WnMove f to fMove f to WREGMove 16-bit literal to WnMove 8-bit literal to WnMove Wn to fMove Ws to WdMove WREG to f

Move Double from W(ns):W(ns+1) to WdPrefetch and store accumulatorMultiply Wm by Wn to AccumulatorSquare Wm to Accumulator

-(Multiply Wm by Wn) to AccumulatorMultiply and Subtract from Accumulator{Wnd + 1, Wnd} = signed(Wb) * signed(Ws){Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)

{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)

{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)

{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)

{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)W3:W2 = f * WREG

# of words11112111111111111111111111111111111111111111111

# of cycles111122111111111111111111111111111122111111111111

Status Flags AffectedNoneCCCNoneNoneC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZN,ZN,ZN,ZN,ZN,Z

OA,OB,OAB,SA,SB,SABNoneC,N,OV,ZC,N,OV,ZC,N,OV,ZN,ZN,Z

OA,OB,OAB,SA,SB,SABOA,OB,OAB,SA,SB,SABNoneN,ZN,ZNoneNoneNoneNoneN,ZNoneNoneNoneOA,OB,OAB,SA,SB,SABOA,OB,OAB,SA,SB,SABNoneOA,OB,OAB,SA,SB,SABNoneNoneNoneNoneNoneNoneNone

MOV.D Wns,WdMOV.D Ws,Wnd

4748

MOVSACMPY

MOVSAC

Acc,Wx,Wxd,Wy,Wyd,AWB

MPY Wm*Wn,Acc,Wx,Wxd,Wy,WydMPY Wm*Wm,Acc,Wx,Wxd,Wy,Wyd

495051

MPY.NMSCMUL

MPY.N Wm*Wn,Acc,Wx,Wxd,Wy,WydMSCMUL.SSMUL.SUMUL.USMUL.UUMUL.SUMUL.UUMUL

Wm*Wm,Acc,Wx,Wxd,Wy,Wyd,

AWBWb,Ws,WndWb,Ws,WndWb,Ws,WndWb,Ws,WndWb,#lit5,WndWb,#lit5,Wndf

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 20-2:

BaseInstr#52

AssemblyMnemonicNEG

NEGNEGNEGNEG

5354

NOPPOP

NOPNOPRPOPPOPPOP.DPOP.S

PUSH

PUSHPUSHPUSH.DPUSH.S

5657585960616263

PWRSAVRCALLREPEATRESETRETFIERETLWRETURNRLC

PWRSAVRCALLRCALLREPEATREPEATRESETRETFIERETLWRETURNRLCRLCRLC

RLNC

RLNCRLNCRLNC

RRC

RRCRRCRRC

RRNC

RRNCRRNCRRNC

676869

SACSESETM

SACSAC.RSESETMSETMSETM

SFTAC

SFTACSFTAC

SLSLSLSLSL

ff,WREGWs,Wdff,WREGWs,Wdff,WREGWs,Wdff,WREGWs,Wd

Acc,#Slit4,WdoAcc,#Slit4,WdoWs,WndfWREGWsAcc,WnAcc,#Slit6ff,WREGWs,WdWb,Wns,WndWb,#lit5,Wnd#lit10,Wn#lit1ExprWn#lit14WnfWsoWnsfWdoWnd

INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly SyntaxAccff,WREGWs,Wd

Description

Negate Accumulatorf = f + 1WREG = f + 1Wd = Ws + 1No OperationNo Operation

Pop f from Top-of-Stack (TOS)Pop from Top-of-Stack (TOS) to WdoPop from Top-of-Stack (TOS) to W(nd):W(nd + 1)

Pop Shadow RegistersPush f to Top-of-Stack (TOS)Push Wso to Top-of-Stack (TOS)

Push W(ns):W(ns + 1) to Top-of-Stack (TOS)Push Shadow RegistersGo into Sleep or Idle modeRelative CallComputed Call

Repeat Next Instruction lit14 + 1 timesRepeat Next Instruction (Wn) + 1 timesSoftware device ResetReturn from interrupt Return with literal in WnReturn from Subroutinef = Rotate Left through Carry fWREG = Rotate Left through Carry fWd = Rotate Left through Carry Wsf = Rotate Left (No Carry) fWREG = Rotate Left (No Carry) fWd = Rotate Left (No Carry) Wsf = Rotate Right through Carry fWREG = Rotate Right through Carry fWd = Rotate Right through Carry Wsf = Rotate Right (No Carry) fWREG = Rotate Right (No Carry) fWd = Rotate Right (No Carry) WsStore Accumulator

Store Rounded AccumulatorWnd = sign extended Wsf = 0xFFFFWREG = 0xFFFFWs = 0xFFFF

Arithmetic Shift Accumulator by (Wn)Arithmetic Shift Accumulator by Slit6 f = Left Shift fWREG = Left Shift fWd = Left Shift Ws

Wnd = Left Shift Wb by WnsWnd = Left Shift Wb by lit5

# of words111111111111111111111111111111111111111111111111

# of cycles1111111121112112211 1 3 (2)3 (2)3 (2)1111111111111111111111111

Status Flags AffectedOA,OB,OAB,SA,SB,SABC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZNoneNoneNoneNoneNoneAllNoneNoneNoneNoneWDTO,SleepNoneNoneNoneNoneNoneNoneNoneNoneC,N,ZC,N,ZC,N,ZN,ZN,ZN,ZC,N,ZC,N,ZC,N,ZN,ZN,ZN,ZNoneNoneC,N,ZNoneNoneNoneOA,OB,OAB,SA,SB,SABOA,OB,OAB,SA,SB,SABC,N,OV,ZC,N,OV,ZC,N,OV,ZN,ZN,Z

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 20-2:

BaseInstr#72

AssemblyMnemonicSUB

SUBSUBSUBSUBSUBSUB

SUBB

SUBBSUBBSUBBSUBBSUBB

SUBR

SUBRSUBRSUBRSUBR

SUBBR

SUBBRSUBBRSUBBRSUBBR

76777879808182

SWAPTBLRDHTBLRDLTBLWTHTBLWTLULNKXOR

SWAP.bSWAPTBLRDHTBLRDLTBLWTHTBLWTLULNKXORXORXORXORXOR

ff,WREG#lit10,WnWb,Ws,WdWb,#lit5,WdWs,Wnd

INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly SyntaxAccff,WREG#lit10,WnWb,Ws,WdWb,#lit5,Wdff,WREG#lit10,WnWb,Ws,WdWb,#lit5,Wdff,WREGWb,Ws,WdWb,#lit5,Wdff,WREGWb,Ws,WdWb,#lit5,WdWnWnWs,WdWs,WdWs,WdWs,Wd

Description

Subtract Accumulatorsf = f - WREGWREG = f - WREGWn = Wn - lit10Wd = Wb - WsWd = Wb - lit5f = f - WREG - (C)WREG = f - WREG - (C)Wn = Wn - lit10 - (C)Wd = Wb - Ws - (C)Wd = Wb - lit5 - (C)f = WREG - fWREG = WREG - fWd = Ws - WbWd = lit5 - Wbf = WREG - f - (C)WREG = WREG - f - (C)Wd = Ws - Wb - (C)Wd = lit5 - Wb - (C)Wn = nibble swap WnWn = byte swap Wn

Read Prog<23:16> to Wd<7:0>Read Prog<15:0> to WdWrite Ws<7:0> to Prog<23:16>Write Ws to Prog<15:0>Unlink frame pointerf = f .XOR. WREGWREG = f .XOR. WREGWd = lit10 .XOR. WdWd = Wb .XOR. WsWd = Wb .XOR. lit5Wnd = Zero-Extend Ws

# of words11111111111111111111111111111111

# of cycles11111111111111111111122221111111

Status Flags AffectedOA,OB,OAB,SA,SB,SABC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZC,DC,N,OV,ZNoneNoneNoneNoneNoneNoneNoneN,ZN,ZN,ZN,ZN,ZC,Z,N

元器件交易网www.cecb2b.com

dsPIC30F2010

21.0

DEVELOPMENT SUPPORT

21.1

The PIC® microcontrollers are supported with a fullrange of hardware and software development tools:•Integrated Development Environment-MPLAB® IDE Software

•Assemblers/Compilers/Linkers-MPASMTM Assembler

-MPLAB C18 and MPLAB C30 C Compilers-MPLINKTM Object Linker/MPLIBTM Object Librarian

-MPLAB ASM30 Assembler/Linker/Library•Simulators

-MPLAB SIM Software Simulator•Emulators

-MPLAB ICE 2000 In-Circuit Emulator-MPLAB ICE 4000 In-Circuit Emulator•In-Circuit Debugger-MPLAB ICD 2

•Device Programmers

-PICSTART® Plus Development Programmer-MPLAB PM3 Device Programmer-PICkit™ 2 Development Programmer•Low-Cost Demonstration and Development Boards and Evaluation Kits

MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of softwaredevelopment previously unseen in the 8/16-bit micro-controller market. The MPLAB IDE is a Windows®operating system-based application that contains:•A single graphical interface to all debugging tools-Simulator

-Programmer (sold separately)-Emulator (sold separately)

-In-Circuit Debugger (sold separately)

•A full-featured editor with color-coded context•A multiple project manager

•Customizable data windows with direct edit of contents

•High-level source code debugging

•Visual device initializer for easy register initialization

•Mouse over variable inspection

•Drag and drop variables from source to watch windows

•Extensive on-line help

•Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C CompilersThe MPLAB IDE allows you to:

•Edit your source files (either assembly or C)

•One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)•Debug using:

-Source files (assembly or C)-Mixed assembly and C-Machine codeMPLAB IDE supports multiple debugging tools in asingle development paradigm, from the cost-effectivesimulators, through low-cost in-circuit debuggers, tofull-featured emulators. This eliminates the learningcurve when upgrading to tools with increased flexibilityand power.

元器件交易网www.cecb2b.com

dsPIC30F2010

21.2

MPASM Assembler

21.5

The MPASM Assembler is a full-featured, universalmacro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable objectfiles for the MPLINK Object Linker, Intel® standard HEXfiles, MAP files to detail memory usage and symbolreference, absolute LST files that contain source linesand generated machine code and COFF files fordebugging.

The MPASM Assembler features include:•Integration into MPLAB IDE projects•User-defined macros to streamline assembly code

•Conditional assembly for multi-purpose source files

•Directives that allow complete control over the assembly process

MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatablemachine code from symbolic assembly language fordsPIC30F devices. MPLAB C30 C Compiler uses theassembler to produce its object file. The assemblergenerates relocatable object files that can then bearchived or linked with other relocatable object files andarchives to create an executable file. Notable featuresof the assembler include:••••••

Support for the entire dsPIC30F instruction setSupport for fixed-point and floating-point dataCommand line interfaceRich directive set

Flexible macro languageMPLAB IDE compatibility

21.6

21.3

MPLAB C18 and MPLAB C30 C Compilers

MPLAB SIM Software Simulator

The MPLAB C18 and MPLAB C30 Code DevelopmentSystems are complete ANSI C compilers forMicrochip’s PIC18 family of microcontrollers and thedsPIC30, dsPIC33 and PIC24 family of digital signalcontrollers. These compilers provide powerful integra-tion capabilities, superior code optimization and easeof use not found with other compilers.

For easy source level debugging, the compilers providesymbol information that is optimized to the MPLAB IDEdebugger.

The MPLAB SIM Software Simulator allows codedevelopment in a PC-hosted environment by simulat-ing the PIC MCUs and dsPIC® DSCs on an instructionlevel. On any given instruction, the data areas can beexamined or modified and stimuli can be applied froma comprehensive stimulus controller. Registers can belogged to files for further run-time analysis. The tracebuffer and logic analyzer display extend the power ofthe simulator to record and track program execution,actions on I/O, most peripherals and internal registers. The MPLAB SIM Software Simulator fully supportssymbolic debugging using the MPLAB C18 andMPLAB C30 CCompilers, and the MPASM andMPLAB ASM30 Assemblers. The software simulatoroffers the flexibility to develop and debug code outsideof the hardware laboratory environment, making it anexcellent, economical software development tool.

21.4

MPLINK Object Linker/MPLIB Object Librarian

The MPLINK Object Linker combines relocatableobjects created by the MPASM Assembler and theMPLAB C18 C Compiler. It can link relocatable objectsfrom precompiled libraries, using directives from alinker script.

The MPLIB Object Librarian manages the creation andmodification of library files of precompiled code. Whena routine from a library is called from a source file, onlythe modules that contain that routine will be linked inwith the application. This allows large libraries to beused efficiently in many different applications. The object linker/library features include:

•Efficient linking of single libraries instead of many smaller files

•Enhanced code maintainability by grouping related modules together

•Flexible creation of libraries with easy module listing, replacement, deletion and extraction

元器件交易网www.cecb2b.com

dsPIC30F2010

21.7

MPLAB ICE 2000 High-Performance In-Circuit Emulator

21.9

MPLAB ICD 2 In-Circuit Debugger

Microchip’s In-Circuit Debugger, MPLAB ICD 2, is apowerful, low-cost, run-time development tool,connecting to the host PC via an RS-232 or high-speedUSB interface. This tool is based on the Flash PICMCUs and can be used to develop for these and otherPIC MCUs and dsPIC DSCs. The MPLAB ICD2 utilizesthe in-circuit debugging capability built into theFlashdevices. This feature, along with Microchip’s In-CircuitSerial ProgrammingTM (ICSPTM) protocol, offers cost-effective, in-circuit Flash debugging from the graphicaluser interface of the MPLAB Integrated DevelopmentEnvironment. This enables a designer to develop anddebug source code by setting breakpoints, single step-ping and watching variables, and CPU status andperipheral registers. Running at full speed enablestesting hardware and applications in real time. MPLABICD2 also serves as a development programmer forselected PIC devices.

The MPLAB ICE 2000 In-Circuit Emulator is intendedto provide the product development engineer with acomplete microcontroller design tool set for PIC micro-controllers. Software control of the MPLAB ICE 2000In-Circuit Emulator is advanced by the MPLAB Inte-grated Development Environment, which allows edit-ing, building, downloading and source debugging froma single environment.

The MPLAB ICE 2000 is a full-featured emulatorsystem with enhanced trace, trigger and data monitor-ing features. Interchangeable processor modules allowthe system to be easily reconfigured for emulation ofdifferent processors. The architecture of the MPLABICE 2000 In-Circuit Emulator allows expansion tosupport new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system hasbeen designed as a real-time emulation system withadvanced features that are typically found on moreexpensive development tools. The PC platform andMicrosoft® Windows® 32-bit operating system werechosen to best make these features available in asimple, unified application.

21.10MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal,CE compliant device programmer with programmablevoltage verification at VDDMIN and VDDMAX formaximum reliability. It features a large LCD display(128 x ) for menus and error messages and a modu-lar, detachable socket assembly to support variouspackage types. The ICSP™ cable assembly is includedas a standard item. In Stand-Alone mode, the MPLABPM3 Device Programmer can read, verify and programPIC devices without a PC connection. It can also setcode protection in this mode. The MPLAB PM3connects to the host PC via an RS-232 or USB cable.The MPLAB PM3 has high-speed communications andoptimized algorithms for quick programming of largememory devices and incorporates an SD/MMC card forfile storage and secure data applications.

21.8

MPLAB ICE 4000 High-Performance In-Circuit Emulator

The MPLAB ICE 4000 In-Circuit Emulator is intended toprovide the product development engineer with acomplete microcontroller design tool set for high-endPIC MCUs and dsPIC DSCs. Software control of theMPLAB ICE 4000 In-Circuit Emulator is provided by theMPLAB Integrated Development Environment, whichallows editing, building, downloading and sourcedebugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system,providing the features of MPLAB ICE 2000, but withincreased emulation memory and high-speed perfor-mance for dsPIC30F and PIC18XXXX devices. Itsadvanced emulator features include complex triggeringand timing, and up to 2 Mb of emulation memory.The MPLAB ICE 4000 In-Circuit Emulator system hasbeen designed as a real-time emulation system withadvanced features that are typically found on moreexpensive development tools. The PC platform andMicrosoft Windows 32-bit operating system werechosen to best make these features available in asimple, unified application.

元器件交易网www.cecb2b.com

dsPIC30F2010

21.11PICSTART Plus Development

Programmer

The PICSTART Plus Development Programmer is aneasy-to-use, low-cost, prototype programmer. Itconnects to the PC via a COM (RS-232) port. MPLABIntegrated Development Environment software makesusing the programmer simple and efficient. ThePICSTART Plus Development Programmer supportsmost PIC devices in DIP packages up to 40 pins.Larger pin count devices, such as the PIC16C92X andPIC17C76X, may be supported with an adapter socket.The PICSTART Plus Development Programmer is CEcompliant.

21.13Demonstration, Development and

Evaluation Boards

A wide variety of demonstration, development andevaluation boards for various PIC MCUs and dsPICDSCs allows quick application development on fully func-tional systems. Most boards include prototyping areas foradding custom circuitry and provide application firmwareand source code for examination and modification.The boards support a variety of features, including LEDs,temperature sensors, switches, speakers, RS-232interfaces, LCD displays, potentiometers and additionalEEPROM memory.

The demonstration and development boards can beused in teaching environments, for prototyping customcircuits and for learning about various microcontrollerapplications.

In addition to the PICDEM™ and dsPICDEM™ demon-stration/development board series of circuits, Microchiphas a line of evaluation kits and demonstration softwarefor analog filter design, KEELOQ® security ICs, CAN,IrDA®, PowerSmart® battery management, SEEVAL®evaluation system, Sigma-Delta ADC, flow ratesensing, plus many more.

Check the Microchip web page (www.microchip.com)and the latest “Product Selector Guide” (DS00148) forthe complete list of demonstration, development andevaluation kits.

21.12PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-costprogrammer with an easy-to-use interface for pro-gramming many of Microchip’s baseline, mid-rangeand PIC18F families of Flash memory microcontrollers.The PICkit 2 Starter Kit includes a prototyping develop-ment board, twelve sequential lessons, software andHI-TECH’s PICC™ Lite C compiler, and is designed tohelp get up to speed quickly using PIC® micro-controllers. The kit provides everything needed toprogram, evaluate and develop applications usingMicrochip’s powerful, mid-range Flash memory familyof microcontrollers.

元器件交易网www.cecb2b.com

dsPIC30F2010

22.0

ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC30F electrical characteristics. Additional information will be provided in futurerevisions of this document as it becomes available.

For detailed information about the dsPIC30F architecture and core, refer to “dsPIC30F Family Reference Manual”(DS70046).

Absolute maximum ratings for the dsPIC30F family are listed below. Exposure to these maximum rating conditions forextended periods may affect device reliability. Functional operation of the device at these or any other conditions abovethe parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings(†)

Ambient temperature under bias.............................................................................................................-40°C to +125°CStorage temperature.............................................................................................................................. -65°C to +150°CVoltage on any pin with respect to VSS (except VDD and MCLR)...................................................-0.3V to (VDD + 0.3V)Voltage on VDD with respect to VSS ......................................................................................................... -0.3V to +5.5VVoltage on MCLR with respect to VSS (Note 1).........................................................................................0V to +13.25VTotal power dissipation (Note 2)...............................................................................................................................1.0WMaximum current out of VSS pin...........................................................................................................................300 mAMaximum current into VDD pin..............................................................................................................................250 mAInput clamp current, IIK (VI < 0 or VI > VDD)..........................................................................................................±20 mAOutput clamp current, IOK (VO < 0 or VO > VDD)...................................................................................................±20 mAMaximum output current sunk by any I/O pin..........................................................................................................25 mAMaximum output current sourced by any I/O pin....................................................................................................25 mAMaximum current sunk by all ports.......................................................................................................................200 mAMaximum current sourced by all ports..................................................................................................................200 mANote1:Voltage spikes below VSS at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latchup.

Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the MCLR/VPP pin, ratherthan pulling this pin directly to VSS.

2:Maximum allowable current is a function of device maximum power dissipation. See Table22-4.

†NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to thedevice. This is a stress rating only and functional operation of the device at those or any other conditions above thoseindicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions forextended periods may affect device reliability.

22.1 DC Characteristics

OPERATING MIPS VS. VOLTAGE

Temp Range-40°C to 85°C-40°C to 125°C-40°C to 85°C-40°C to 125°C-40°C to 85°C

Max MIPS

dsPIC30F2010-30I

30—20—10

dsPIC30F2010-20E

—20—15—

TABLE 22-1:

VDD Range4.5-5.5V4.5-5.5V3.0-3.6V3.0-3.6V2.5-3.0V

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-2:

THERMAL OPERATING CONDITIONS

Rating

dsPIC30F2010-30I

Operating Junction Temperature RangeOperating Ambient Temperature Range

dsPIC30F2010-20E

Operating Junction Temperature RangeOperating Ambient Temperature Range

Power Dissipation:

Internal chip power dissipation:

PINT=VDD×(IDD–∑IOH)

I/O Pin power dissipation:

P I/O=∑({VDD–VOH}×IOH)+∑(VOL×IOLMaximum Allowed Power Dissipation

PDMAXTJTA

-40-40

+150+125

°C°C

TJTA

-40-40

+125+85

°C°C

Symbol

Min

Typ

Max

Unit

PDPINT + PI/OW

(TJ - TA) / θJA

TABLE 22-3:THERMAL PACKAGING CHARACTERISTICS

Characteristic

Symbol

Typ48.333.742

Max

Unit°C/W°C/W°C/W

Notes111

Package Thermal Resistance, 28-pin SOIC (SO)Package Thermal Resistance, 28-pin QFNPackage Thermal Resistance, 28-pin SPDIP (SP)Note1:

θJA

θJAθJA

Junction to ambient thermal resistance, Theta-ja (θJA) numbers are achieved by package simulations.

TABLE 22-4:DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Min

Typ(1)

Max

Units

Conditions

DC CHARACTERISTICS

Param

Symbol

No.

Operating Voltage(2)DC10DC11DC12DC16

VDDVDDVDRVPOR

Supply VoltageSupply Voltage

RAM Data Retention Voltage(3)VDD Start Voltageto ensure internal

Power-on Reset signalVDD Rise Rateto ensure internal

Power-on Reset signal

2.53.0——

——1.5VSS

5.55.5——

VVVV

Industrial temperatureExtended temperature

DC17SVDD0.05

V/ms0-5V in 0.1 sec

0-3V in 60 ms

Note1:

2:3:

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

These parameters are characterized but not tested in manufacturing.This is the limit to which VDD can be lowered without losing RAM data.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-5:

DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Max

Units

Conditions

DC CHARACTERISTICSParameter

No.DC31aDC31bDC31cDC31eDC31fDC31gDC30aDC30bDC30cDC30eDC30fDC30gDC23aDC23bDC23cDC23eDC23fDC23gDC24aDC24bDC24cDC24eDC24fDC24gDC27aDC27bDC27dDC27eDC27fDC29aDC29bNote1:

Typical

Operating Current (IDD)(1)1.61.61.63.93.53.43336669101016161621212135363639396666669594

3337775559991415152424243232325353535959999999150150

mAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmA

25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C25°C85°C125°C25°C85°C

3.3V

10 MIPS EC mode, 4X PLL

5V5V5V5V3.3V

0.128 MIPSLPRC (512 kHz)

3.3V

(1.8 MIPS)FRC (7.37MHz)

3.3V

4 MIPS EC mode, 4X PLL

3.3V

20 MIPS EC mode, 8X PLL

5V30 MIPS EC mode, 16X PLL

The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-6:

DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Max

Units

Conditions

DC CHARACTERISTICS

Parameter

No.DC51aDC51bDC51cDC51eDC51fDC51gDC50aDC50bDC50cDC50eDC50fDC50gDC43aDC43bDC43cDC43eDC43fDC43gDC44aDC44bDC44cDC44eDC44fDC44gDC47aDC47bDC47dDC47eDC47fDC49aDC49bNote1:

Typical

Operating Current (IDD)(1)

1.51.51.54.13.63.533376656610101011121220202020213535354950

3.03.03.077755599999915151518181830303030304545456565

mAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmAmA

25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C25°C85°C125°C25°C85°C

30 MIPS EC mode, 16X PLL

5V3.3V

20 MIPS EC mode, 8X PLL

5V3.3V

10 MIPS EC mode, 4X PLL

5V3.3V

4 MIPS EC mode, 4X PLL

5V3.3V

(1.8 MIPS)FRC (7.37MHz)

5V3.3V

0.128 MIPSLPRC (512 kHz)

Data in “Typical” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

Base IIDLE current is measured with core off, clock on and all modules turned off.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-7:

DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Max

Units

Conditions

DC CHARACTERISTICS

Parameter

No.DC60aDC60bDC60cDC60eDC60fDC60gDC61aDC61bDC61cDC61eDC61fDC61gDC62aDC62bDC62cDC62eDC62fDC62gDC63aDC63bDC63cDC63eDC63fDC63gNote1:

Typical

Power Down Current (IPD)(1)0.053200.1030344635394045446544510910

—2550—3570455169535960101010151515667.5151515

μAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμAμA

25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C25°C85°C125°C

5V3.3V

BOR On: ΔIBOR(2)

5V3.3V

Timer 1 w/32 kHz Crystal: ΔITI32(2)

5V3.3V

Watchdog Timer Current: ΔIWDT(2)

5V3.3V

Base Power Down Current(2)

Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. LVD, BOR, WDT, etc. are all switched off.

The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-8:

DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Input Low Voltage(2)I/O pins:

with Schmitt Trigger bufferMCLR

OSC1 (in XT, HS and LP modes)OSC1 (in RC mode)(3)SDA, SCLSDA, SCL

VIH

DI20DI25DI26DI27DI28DI29

ICNPU

DI30

IIL

DI50DI51DI55DI56Note1:

2:3:4:

Input Leakage Current(2)(4)(5)I/O portsAnalog input pinsMCLROSC1

————

0.010.500.050.05

±1±1.3±5±7

μAμAμAμA

VSS ≤ VPIN ≤ VDD,Pin at high-impedanceVSS ≤ VPIN ≤ VDD,Pin at high-impedanceVSS ≤ VPIN ≤ VDD

VSS ≤ VPIN ≤ VDD, XT, HSand LP Osc mode

Input High Voltage(2)I/O pins:

with Schmitt Trigger bufferMCLR

OSC1 (in RC mode)(3)SDA, SCLSDA, SCL

CNXX Pull-up Current(2)50

250

400

μA

VDD = 5V, VPIN = VSS

0.8VDD0.8VDD0.9VDD0.7VDD0.8VDD

——————

VDDVDDVDDVDDVDDVDD

VVVVVV

SM bus disabledSM bus enabled

VSSVSSVSSVSSVSSVSS

——————

0.2VDD0.2VDD0.2VDD0.3VDD0.3VDD0.2VDD

VVVVVV

SM bus disabledSM bus enabled

Min

Typ(1)

Max

Units

Conditions

DC CHARACTERISTICS

Param

Symbol

No.

VIL

DI10DI15DI16DI17DI18DI19

OSC1 (in XT, HS and LP modes)0.7VDD

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

These parameters are characterized but not tested in manufacturing.

In RC oscillator configuration, the OSC1/CLKl pin is a Schmitt Trigger input. It is not recommended that the dsPIC30F device be driven with an external clock while in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Negative current is defined as current sourced by the pin.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-9:

DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Output Low Voltage(2)I/O portsOSC2/CLKO

(RC or EC Osc mode)

VOH

DO20DO26

Output High Voltage(2)I/O portsOSC2/CLKO

(RC or EC Osc mode)Capacitive Loading Specs on Output Pins(2)

DO50

COSC2

OSC2/SOSC2 pin

—

In XTL, XT, HS and LP modes when external clock is used to drive OSC1. RC or EC Osc mode In I2C mode

VDD – 0.7TBDVDD – 0.7TBD

————

VVVV

IOH = -3.0 mA, VDD = 5VIOH = -2.0 mA, VDD = 3VIOH = -1.3 mA, VDD = 5VIOH = -2.0 mA, VDD = 3V

——

DO16

——

————

0.6TBD0.6TBD

VVVV

IOL = 8.5 mA, VDD = 5VIOL = 2.0 mA, VDD = 3VIOL = 1.6 mA, VDD = 5VIOL = 2.0 mA, VDD = 3V

Min

Typ(1)

Max

Units

Conditions

DC CHARACTERISTICS

Param

Symbol

No.

VOL

DO10

DO56DO58Note1:

CIOCB

All I/O pins and OSC2 SCL, SDA

——

50400

pFpF

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

These parameters are characterized but not tested in manufacturing.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-10:ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

BOR Voltage(2) on VDD transition high to low

BORV = 11(3)BORV = 10BORV = 01BORV = 00

BO15Note1:

2:3:

VBHYS

Min—2..14.58—

Typ(1)————5

Max—2.714.44.73—

UnitsVVVVmV

ConditionsNot in operating range

ParamNo.BO10

SymbolVBOR

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

These parameters are characterized but not tested in manufacturing.11 values not in usable operating range.

TABLE 22-11:DC CHARACTERISTICS: PROGRAM AND EEPROM

DC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Data EEPROM Memory(2)

D120D121

EDVDRW

Byte EnduranceVDD for Read/Write

100KVMIN

1M—

—5.5

E/WV

-40°C ≤ TA ≤ +85°CUsing EECON to read/writeVMIN = Minimum operating voltage

Provided no other specifications are violatedRow Erase-40°C ≤ TA ≤ +85°CVMIN = Minimum operating voltage

Min

Typ(1)

Max

Units

Conditions

Param

Symbol

No.

D122D123D124D130D131D132D133D134D135D136D137D138Note1:

TDEWTRETDIDEWEPVPRVEBVPEWTPEWTRETDTEBIPEWIEB

Erase/Write Cycle TimeCharacteristic RetentionIDD During ProgrammingProgram Flash Memory(2)Cell EnduranceVDD for ReadVDD for Bulk EraseVDD for Erase/WriteErase/Write Cycle TimeCharacteristic RetentionICSP Block Erase TimeIDD During ProgrammingIDD During Programming

—40—10KVMIN4.53.0—40———

210010100K———210041010

——30—5.55.55.5———3030

msYearmAE/WVVVmsYearmsmAmA

Row EraseBulk Erase

Provided no other specifications are violated

Data in “Typ” column is at 5V, 25°C unless otherwise stated.

These parameters are characterized but not tested in manufacturing.

元器件交易网www.cecb2b.com

dsPIC30F2010

22.2

AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC30F AC characteristics and timing parameters.

TABLE 22-12:TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Operating voltage VDD range as described in Section22.1 “DC Charac-teristics”.

AC CHARACTERISTICS

FIGURE 22-2:LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS

Load Condition 1 - for all pins except OSC2VDD/2

VSS

RL=4Ω

CL=50 pF for all pins except OSC2

5 pF for OSC2 output

Load Condition 2 - for OSC2FIGURE 22-3:EXTERNAL CLOCK TIMING

OSC1

OS20

OS30OS25OS30

OS31OS31CLKO

OS40

OS41

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-13:EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

External CLKI Frequency(2)(External clocks allowed onlyin EC mode)

Oscillator Frequency(2)

MinDC444DC0.444441031———33.45 x TOSC

———

Typ(1)————————————7.37512————66

Max4010107.5441010107.52533———DC—201010

UnitsMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzkHzMHzkHz—nsnsnsnsns

Conditions

EC with 4x PLLEC with 8x PLLEC with 16x PLLRCXTLXT

XT with 4x PLLXT with 8x PLLXT with 16x PLLHSLP

FRC internalLPRC internalSee parameter OS10for FOSC valueSee Table22-16ECEC

Param

Symbol

No.OS10

FOSC

OS20OS25OS30OS31OS40OS41Note1:

2:3:

TOSCTCYTosL,TosHTosR,TosFTckRTckF

TOSC = 1/FOSC

Instruction Cycle Time(2)(3)External Clock(2) in (OSC1)High or Low Time

External Clock(2) in (OSC1)Rise or Fall TimeCLKO Rise Time(2)(4) CLKO Fall Time(2)(4)

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

These parameters are characterized but not tested in manufacturing.

Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at “Min” values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the “Max” cycle time limit is “DC” (no clock) for all devices.

Measurements are taken in EC or ERC modes. The CLKO signal is measured on the OSC2 pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-14:PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.5 TO 5.5V)

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

PLL Input Frequency Range(2)

Min44444416—

Typ(2)———————20

Max10107.5(3)10107.5(3)12050

UnitsMHzMHzMHzMHzMHzMHzMHzμs

Conditions

EC with 4x PLL EC with 8x PLL EC with 16x PLL XT with 4x PLLXT with 8x PLLXT with 16x PLLEC, XT modes with PLL

ParamNo.OS50

SymbolFPLLI

OS51OS52Note1:

FSYSTLOC

On-Chip PLL Output(2)PLL Start-up Time (Lock Time)

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

Limited by device operating frequency range.

TABLE 22-15:

PLL JITTER

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for ExtendedMin————

x8 PLL

————

x16 PLL

———

Typ(1)0.2510.2510.2560.2560.3550.3550.3620.3620.670.6320.632

Max0.4130.4130.470.470.5840.5840.60.60.920.9560.956

Units%%%%%%%%%%%

Conditions

-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C

VDD = 3.0 to 3.6VVDD = 3.0 to 3.6VVDD = 4.5 to 5.5VVDD = 4.5 to 5.5VVDD = 3.0 to 3.6VVDD = 3.0 to 3.6VVDD = 4.5 to 5.5VVDD = 4.5 to 5.5VVDD = 3.0 to 3.6VVDD = 4.5 to 5.5VVDD = 4.5 to 5.5V

AC CHARACTERISTICS

Param No.OS61

Characteristic

x4 PLL

Note1:These parameters are characterized but not tested in manufacturing.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-16:INTERNAL CLOCK TIMING EXAMPLES

Clock OscillatorMode

FOSC (MHz)(1)0.20041025

Note1:

2:3:

410

TCY (μsec)(2)

20.01.00.40.161.00.4

MIPS(3)w/o PLL0.051.02.56.251.02.5

MIPS(3)w PLL x4

—4.010.0—4.010.0

MIPS(3)w PLL x8

—8.020.0—8.020.0

MIPS(3)w PLL x16

—16.0——16.0—

Assumption: Oscillator Postscaler is divide by 1.Instruction Execution Cycle Time: TCY = 1 / MIPS.

Instruction Execution Frequency: MIPS = (FOSC * PLLx) / 4 (since there are 4 Q clocks per instruction cycle).

TABLE 22-17:AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for ExtendedMin

Typ

Max

Units

Conditions

Param No.OS62

FRC

Characteristic

Internal FRC Jitter @ FRC Freq. = 7.37 MHz(1)

——

OS63OS

FRC

—-0.7-0.7-0.7-0.7

Note1:

+0.04+0.07—————

+0.16+0.23+1.500.50.70.50.7

%%%%%%%

-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C-40°C ≤ TA ≤ +85°C-40°C ≤ TA ≤ +125°C

VDD = 3.0-3.6VVDD = 4.5-5.5VVDD = 3.0-5.5VVDD = 3.0-3.6VVDD = 3.0-3.6VVDD = 4.5-5.5VVDD = 4.5-5.5V

Internal FRC Accuracy @ FRC Freq. = 7.37 MHz(1)Internal FRC Drift @ FRC Freq. = 7.37 MHz(1)Frequency calibrated at 7.372 MHz ±2%, 25°C and 5V. TUN <3:0> bits can be used to compensate for temperature drift.

Overall FRC variation can be calculated by adding the absolute values of jitter, accuracy and drift percentages.

TABLE 22-18:INTERNAL RC ACCURACY

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended Min

Typ

Max

Units

Conditions

ParamNo.OS65Note1:

Characteristic

LPRC @ Freq. = 512 kHz(1)

-35

Change of LPRC frequency as VDD changes.

—+35%—

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-4:

CLKO AND I/O TIMING CHARACTERISTICS

I/O Pin(Input)

DI35DI40

I/O Pin(Output)

Old Value

DO31DO32

Note: Refer to Figure22-2 for load conditions.

New Value

TABLE 22-19:CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)(2)(3)

Port output rise time Port output fall time

INTx pin high or low time (output)CNx high or low time (input)

Min——202 TCY

Typ(4)77——

Max2020——

Unitsnsnsns—

Conditions

————

ParamNo.DO31DO32DI35DI40Note1:

2:3:4:

SymbolTIORTIOFTINPTRBP

These parameters are asynchronous events not related to any internal clock edgesMeasurements are taken in RC mode and EC mode where CLKO output is 4 x TOSC.These parameters are characterized but not tested in manufacturing.Data in “Typ” column is at 5V, 25°C unless otherwise stated.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-5:

RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS VDDMCLRInternalPORPWRTTime-outOSCTime-outInternalResetWatchdogTimerResetSY12SY10SY11SY30SY13I/O PinsSY35 FSCM DelayNote: Refer to Figure22-2 for load conditions.SY20SY13DS70118G-page 160© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-20:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER

AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

MCLR Pulse Width (low)Power-up Timer Period

Min2 312503—1.41.4

Brown-out Reset Pulse Width(3)Oscillation Start-up Timer PeriodFail-Safe Clock Monitor Delay

100——

Typ(2)—416100.82.12.1—1024TOSC

500

Max—62290301.02.82.8——900

Unitsμsms

Conditions

-40°C to +85°C -40°C to +85°CUser programmable -40°C to +85°C

Param

Symbol

No.SY10SY11

TmcLTPWRT

SY12SY13SY20

TPORTIOZTWDT1TWDT2

Power On Reset Delay

I/O high-impedance from MCLR Low or Watchdog Timer ResetWatchdog Timer Time-out Period (No Prescaler)

μsμsmsmsμs—μs

3.3V, -40°C to +125°C5.0V, -40°C to +125°CVDD ≤ VBOR (D034)TOSC = OSC1 period-40°C to +85°C

SY25SY30SY35Note1:

2:3:

TBORTOSTTFSCM

These parameters are characterized but not tested in manufacturing.Data in “Typ” column is at 5V, 25°C unless otherwise stated.Refer to Figure22-1 and Table22-10 for BOR.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-6:BAND GAP START-UP TIME CHARACTERISTICS VBGAP0VEnable Band Gap(see Note)SY40Band Gap StableNote: Band Gap is enabled when FBORPOR<7> is set.TABLE 22-21:BAND GAP START-UP TIME REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended Min—

Typ(2)40

Max65

Unitsµs

Conditions

Defined as the time between the instant that the band gap is enabled and the moment that the band gap reference voltage is stable. RCON<13>Status bit

ParamNo.SY40

SymbolTBGAP

Characteristic(1)Band Gap Start-up Time

Note1:

2:These parameters are characterized but not tested in manufacturing.Data in “Typ” column is at 5V, 25°C unless otherwise stated.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-7:

TIMER EXTERNAL CLOCK TIMING CHARACTERISTICS

TxCK

Tx10Tx15

OS60

Tx11

Tx20TMRX

Note:“x” refers to Timer Type A or Timer Type B.

Refer to Figure22-2 for load conditions.

TABLE 22-22:TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

TxCK High Time

Synchronous,no prescalerSynchronous,with prescalerAsynchronous

TA11

TTXL

TxCK Low Time

Synchronous,no prescalerSynchronous,with prescalerAsynchronous

TA15

TTXP

TxCK Input PeriodSynchronous,

no prescaler

Synchronous,with prescalerAsynchronous

OS60

Ft1

SOSC1/T1CK oscillator input

frequency range (oscillator enabled by setting bit TCS (T1CON, bit 1))

Min0.5 TCY + 20

10100.5 TCY + 20

1010TCY + 10Greater of:20 ns or(TCY + 40)/N

20DC

Typ————————

Max————————

Unitsnsnsnsnsnsnsns—

N = prescale value

(1, 8, , 256)Must also meet parameter TA15ConditionsMust also meet parameter TA15

ParamNo.TA10

SymbolTTXH

——

—50

nskHz

TA20

TCKEXTMRLDelay from External TxCK Clock

Edge to Timer Increment

0.5 TCY1.5 TCY—

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-23:TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

TxCK High Time

Synchronous,no prescalerSynchronous,with prescaler

TB11

TtxL

TxCK Low Time

Synchronous,no prescalerSynchronous,with prescaler

TB15

TtxP

TxCK Input PeriodSynchronous,

no prescaler

Synchronous,with prescaler

TB20

TCKEXTMRLDelay from External TxCK Clock

Edge to Timer Increment

Min0.5 TCY + 20

Typ—

Max—————

Unitsnsnsnsnsns

N = prescale value

(1, 8, , 256)Must also meet parameter TB15ConditionsMust also meet parameter TB15

ParamNo.TB10

SymbolTtxH

10 —0.5 TCY + 20

10TCY + 10Greater of:20 ns or(TCY + 40)/N0.5 TCY

———

1.5 TCY—

TABLE 22-24:TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

TxCK High TimeTxCK Low Time

SynchronousSynchronous

Min0.5 TCY + 200.5 TCY + 20TCY + 10Greater of:20 ns or (TCY + 40)/N0.5 TCY

1.5 TCY

—

Typ———

Max———

Unitsnsnsns

ConditionsMust also meet parameter TC15Must also meet parameter TC15N = prescalevalue

(1, 8, , 256)

ParamNo.TC10TC11TC15

SymbolTtxHTtxLTtxP

TxCK Input PeriodSynchronous,

no prescaler

Synchronous,with prescaler

TC20

TCKEXTMRLDelay from External TxCK Clock

Edge to Timer Increment

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-8:

TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS

QEB

TQ10

TQ15POSCNT

TQ11TQ20

TABLE 22-25:QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

TQCK High TimeTQCK Low Time

Synchronous,with prescalerSynchronous,with prescaler

MinTCY + 20TCY + 202 * TCY + 400.5 TCY

Typ

Max———1.5 TCY

Unitsnsnsnsns

ConditionsMust also meet parameter TQ15Must also meet parameter TQ15

——

ParamNo.TQ10TQ11TQ15TQ20Note1:

SymbolTtQHTtQLTtQP

TQCP Input PeriodSynchronous,

with prescaler

TCKEXTMRLDelay from External TxCK Clock

Edge to Timer Increment

These parameters are characterized but not tested in manufacturing.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-9:

INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS

ICX

IC10

IC15

Note: Refer to Figure22-2 for load conditions.

IC11

TABLE 22-26:INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

ICx Input Low TimeICx Input High TimeICx Input Period

No PrescalerWith Prescaler

IC11IC15Note1:

TccHTccP

No PrescalerWith Prescaler

Min0.5 TCY + 20

10 0.5 TCY + 20

10 (2 TCY + 40)/N

Max—————

Unitsnsnsnsnsns

N = prescale value (1, 4, 16)Conditions

ParamNo.IC10

SymbolTccL

These parameters are characterized but not tested in manufacturing.

FIGURE 22-10:OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS OCx(Output Compareor PWM Mode)OC11OC10Note: Refer to Figure22-2 for load conditions.TABLE 22-27:OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended Min——

Typ(2)——

Max——

Unitsnsns

ConditionsSee parameter D032See parameter D031

Param

Symbol

No.OC10OC11Note1:

TccFTccR

Characteristic(1)

OCx Output Fall TimeOCx Output Rise Time

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-11:

OC/PWM MODULE TIMING CHARACTERISTICS

OC20

OCFA/OCFB OC15

OCx

TABLE 22-28:SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Min—50

Typ(2)——

Max50—

Unitsnsns

——

Conditions

Param

Symbol

No.OC15TFDOC20TFLTNote1:

Characteristic(1)Fault Input to PWM I/O Change

Fault Input Pulse Width

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-12:

MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS

MP30

FLTA/B

MP20

PWMx

FIGURE 22-13:MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS

MP11 MP10

PWMx

Note: Refer to Figure22-2 for load conditions.

TABLE 22-29:MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended Min———50

Typ(2)————

Max——50—

Unitsnsnsnsns

Conditions

See parameter D032See parameter D031——

ParamNo.MP10MP11MP20MP30Note1:

SymbolTFPWMTRPWMTFDTFH

Characteristic(1)PWM Output Fall TimePWM Output Rise TimeFault Input ↓ to PWMI/O Change

Minimum Pulse Width

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-14:

QEA/QEB INPUT CHARACTERISTICS

TQ36

QEA (input)

TQ31TQ35TQ30

QEB (input)

TQ41TQ40TQ31TQ35

TQ30QEB Internal

TABLE 22-30:QUADRATURE DECODER TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

Quadrature Input Low TimeQuadrature Input High TimeQuadrature Input PeriodQuadrature Phase PeriodFilter Time to Recognize Low,with Digital Filter

Filter Time to Recognize High,with Digital Filter

Typ(2)6 TCY6 TCY12 TCY3 TCY3 * N * TCY3 * N * TCY

Max——————

Unitsnsnsnsnsnsns

Conditions

————

N = 1, 2, 4, 16, 32, , 128 and 256 (Note 2)N = 1, 2, 4, 16, 32, , 128 and 256 (Note 2)

ParamNo.TQ30TQ31TQ35TQ36TQ40TQ41Note1:

SymbolTQULTQUHTQUINTQUPTQUFLTQUFH

These parameters are characterized but not tested in manufacturing.

N = Index Channel Digital Filter Clock Divide Select Bits. Refer to Section 16. “Quadrature Encoder Interface (QEI)” in the “dsPIC30F Family Reference Manual” (DS70046).

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-15:

QEA(input)

QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

QEB(input)

UngatedIndex

TQ51

TQ50

Index Internal

TQ55

Position

TABLE 22-31:QEI INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

Filter Time to Recognize Low,with Digital Filter

Filter Time to Recognize High,with Digital Filter

Index Pulse Recognized to PositionCounter Reset (Ungated Index)

Min3 * N * TCY3 * N * TCY3 TCY

Max———

Unitsnsnsns

ConditionsN = 1, 2, 4, 16, 32, ,128 and 256 (Note 2)N = 1, 2, 4, 16, 32, ,128 and 256 (Note 2)

—

ParamNo.TQ50TQ51TQ55Note1:

SymbolTqILTqiHTqidxr

These parameters are characterized but not tested in manufacturing.

Alignment of Index Pulses to QEA and QEB is shown for Position Counter reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but Index Pulse recognition occurs on falling edge.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-16:SCKx(CKP = 0)SP11SCKx(CKP = 1)SP35SP20MSbSP31SDIxMSb INSP40SP41BIT14 - - - -1BIT14 - - - - - -1SP30LSb INSP21SP10SP21SP20SPI MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS SDOxLSbNote: Refer to Figure22-2 for load conditions.TABLE 22-32:SPI MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

SCKX Output Low Time(3)SCKX Output High Time(3)SCKX Output Fall Time(4 SCKX Output Rise Time(4)SDOX Data Output Fall Time(4)SDOX Data Output Rise Time(4)SDOX Data Output Valid after SCKX Edge

Setup Time of SDIX Data Inputto SCKX Edge

Hold Time of SDIX Data Inputto SCKX Edge

MinTCY / 2TCY / 2—————2020

Typ(2)—————————

Max——————30——

Unitsnsnsnsnsnsnsnsnsns

Conditions

——See parameter

D032See parameter

D031See parameter

D032See parameter

D031

———

ParamNo.SP10SP11SP20SP21SP30SP31SP35SP40SP41Note1:

3:4:

SymbolTscLTscHTscFTscRTdoFTdoRTscH2doV,TscL2doVTdiV2scH,TdiV2scLTscH2diL,TscL2diL

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

Assumes 50 pF load on all SPI pins.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-17:SCKX(CKP = 0)SP11SCKX(CKP = 1)SP35SP20SP21SP10SP21SP20SPI MODULE MASTER MODE (CKE =1) TIMING CHARACTERISTICS SP36SDOXMSbSP40BIT14 - - - - - -1SP30,SP31BIT14 - - - -1LSbSDIXMSb INSP41LSb INNote: Refer to Figure22-2 for load conditions.TABLE 22-33:SPI MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

SCKX output low time(3)SCKX output high time(3)SCKX output fall time(4)SCKX output rise time(4)SDOX data output fall time(4)SDOX data output rise time(4)MinTCY / 2TCY / 2—————302020

Typ(2)——————————

Max——————30———

Unitsnsnsnsnsnsnsnsnsnsns

Conditions

——See parameter

D032See parameter

D031See parameter

D032See parameter

D031

————

ParamNo.SP10SP11SP20SP21SP30SP31SP35SP36SP40SP41Note1:

3:4:

SymbolTscLTscHTscFTscRTdoFTdoR

TscH2doV,SDOX data output valid afterTscL2doVSCKX edge

TdoV2sc, SDOX data output setup toTdoV2scLfirst SCKX edge

TdiV2scH, Setup time of SDIX data inputTdiV2scLto SCKX edge

TscH2diL, Hold time of SDIX data input

to SCKX edge TscL2diL

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

Assumes 50 pF load on all SPI pins.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-18:SSXSP50SCKX(CKP = 0)SP71SP70SP73SP72SP52SPI MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS SCKX(CKP = 1)SP35SDOXMSbSP72SP73BIT14 - - - - - -1SP30,SP31LSbSP51LSb INSDIXMSb INSP41SP40BIT14 - - - -1Note: Refer to Figure22-2 for load conditions.TABLE 22-34:SPI MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICSParamNo.SP70SP71SP72SP73SP30SP31SP35SP40SP41SP50SP51SP52Note1:

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

SCKX Input Low Time SCKX Input High Time SCKX Input Fall Time(3)SCKX Input Rise Time(3)SDOX Data Output Fall Time(3)SDOX Data Output Rise Time(3)Min3030—————2020120101.5 TCY +40

Typ(2)——1010————————

Max——2525——30———50—

Unitsnsnsnsnsnsnsnsnsnsnsnsns

Conditions

————

See parameter

D032

See parameter

D031

——————

SymbolTscLTscHTscFTscRTdoFTdoR

TscH2doV,SDOX Data Output Valid afterTscL2doVSCKX Edge

TdiV2scH, Setup Time of SDIX Data InputTdiV2scLto SCKX EdgeTscH2diL, TscL2diLTssL2scH, TssL2scLTssH2doZ

Hold Time of SDIX Data Inputto SCKX Edge

SSX↓ to SCKX↑ or SCKX↓ InputSSX↑ to SDOX OutputHigh-Impedance(3)

TscH2ssHSSX after SCK EdgeTscL2ssH

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

Assumes 50 pF load on all SPI pins.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-19:SSXSP50SCKX(CKP = 0)SP71SCKX(CKP = 1)SP35SP52SDOXMSbBIT14 - - - - - -1SP30,SP31SDIXMSb INSP41SP40BIT14 - - - -1LSb INSP72LSbSP51SP73SP70SP73SP72SP52SPI MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS SP60Note: Refer to Figure22-2 for load conditions.DS70118G-page 174© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-35:SPI MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic(1)

SCKX Input Low TimeSCKX Input High TimeSCKX Input Fall Time(3)SCKX Input Rise Time(3)SDOX Data Output Fall Time(3)SDOX Data Output Rise Time(3)Min3030—————2020120101.5 TCY + 40

—

Typ(2)——1010—————————

Max——2525——30———50—50

Unitsnsnsnsnsnsnsnsnsnsnsnsnsns

Conditions

————See parameter

D032See parameter

D031

———————

ParamNo.SP70SP71SP72SP73SP30SP31SP35SP40SP41SP50SP51SP52SP60Note1:

3:4:

SymbolTscLTscHTscFTscRTdoFTdoR

TscH2doV,SDOX Data Output Valid afterTscL2doVSCKX Edge

TdiV2scH, Setup Time of SDIX Data InputTdiV2scLto SCKX Edge

TscH2diL, Hold Time of SDIX Data InputTscL2diLto SCKX Edge

TssL2scH, SSX↓ to SCKX↓ or SCKX↑ inputTssL2scL

TssH2doZSS↑ to SDOX Output

High-Impedance(4)TscH2ssH SSX↑ after SCKX EdgeTscL2ssH

TssL2doVSDOX Data Output Valid after

SSX Edge

These parameters are characterized but not tested in manufacturing.

Data in “Typ” column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

Assumes 50 pF load on all SPI pins.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-20:

I2C™ BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)

SCL

IM30IM31IM33IM34SDA

StartCondition

Note: Refer to Figure22-2 for load conditions.

StopCondition

FIGURE 22-21:I2C™ BUS DATA TIMING CHARACTERISTICS (MASTER MODE) IM20IM11IM10IM21SCLSDAInIM11IM10IM26IM25IM33IM40IM40IM45SDAOutNote: Refer to Figure22-2 for load conditions.DS70118G-page 176© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-36:I2C™ BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Min(1)

TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)

—20 + 0.1 CB

——20 + 0.1 CB

—250 100 00

TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)TCY / 2 (BRG + 1)

———4.7 1.3 TBD—

Max——————3003001001000300———0.9————————————3500 1000 ———— 400

UnitsµsµsµsµsµsµsnsnsnsnsnsnsnsnsnsµsnsµsµsµsµsµsµsµsµsµsnsnsnsnsnsnsµsµsµspF

———

Time the bus must be free before a newtransmission can start

—

Only relevant for repeated Startcondition

After this period thefirst clock pulse isgenerated

———

CB is specified to be from 10 to 400 pF

Conditions

——————

CB is specified to be from 10 to 400 pF

Param

Symbol

No.IM10

TLO:SCLClock Low Time100 kHz mode

400 kHz mode1 MHz mode(2)IM11THI:SCLClock High Time 100 kHz mode

400 kHz mode1 MHz mode(2)IM20TF:SCL

SDA and SCLFall TimeSDA and SCLRise Time

100 kHz mode 400 kHz mode1 MHz mode(2)100 kHz mode 400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)100 kHz mode400 kHz mode1 MHz mode(2)IM21TR:SCL

300 nsIM25

TSU:DATData Input

Setup TimeTHD:DATData Input

Hold TimeTSU:STA

Start ConditionSetup Time

TBD —IM26

TBD —IM30

IM31

THD:STAStart Condition

Hold Time TSU:STOStop Condition

Setup TimeTHD:STOStop Condition

Hold Time

IM33

IM34

IM40TAA:SCL

Output Valid From Clock

IM45TBF:SDABus Free Time

IM50Note1:

CBBus Capacitive Loading

BRG is the value of the I2C™ Baud Rate Generator. Refer to Section 21 “Inter-Integrated Circuit™ (I2C)” in the “dsPIC30F Family Reference Manual” (DS70046).

Maximum pin capacitance = 10 pF for all I2C pins (for 1 MHz mode only).

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-22:I2C™ BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE) SCLIS30IS31IS33IS34SDAStartConditionStopConditionFIGURE 22-23:I2C™ BUS DATA TIMING CHARACTERISTICS (SLAVE MODE) IS20IS11IS10IS21SCLSDAInIS30IS31IS26IS25IS33IS40IS40IS45SDAOutDS70118G-page 178© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-37:I2C™ BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHARACTERISTICSParamNo.IS10

Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Clock Low Time

100 kHz mode400 kHz mode1 MHz mode(1)100 kHz mode400 kHz mode1 MHz mode(1)100 kHz mode 400 kHz mode1 MHz mode(1)100 kHz mode 400 kHz mode1 MHz mode(1)100 kHz mode400 kHz mode1 MHz mode(1)100 kHz mode 400 kHz mode1 MHz mode(1)100 kHz mode400 kHz mode

Min4.71.30.54.00.60.5—

20 + 0.1 CB

——

20 + 0.1 CB

—2501001000004.70.60.254.00.60.254.70.60.0006002500004.71.30.5—

Max——————3003001001000300300————0.90.3———————————35001000350———400

UnitsμsμsμsμsμsμsnsnsnsnsnsnsnsnsnsnsμsμsμsμsμsμsμsμsμsμsμsnsnsnsnsnsnsμsμsμspF

Conditions

Device must operate at a minimum of 1.5 MHz

Device must operate at a minimum of 10 MHz.

—

Device must operate at a minimum of 1.5 MHz

Device must operate at a minimum of 10 MHz

—

CB is specified to be from10 to 400 pF

—

SymbolTLO:SCL

IS11THI:SCLClock High Time

IS20TF:SCL

SDA and SCLFall TimeSDA and SCLRise TimeData InputSetup TimeData InputHold TimeStart ConditionSetup Time

IS21TR:SCL

IS25TSU:DAT

IS26THD:DAT—

IS30TSU:STA

Only relevant for repeated Start condition

After this period the first clock pulse is generated

—

IS31THD:STA

IS33TSU:STO

IS34THD:STO

IS40TAA:SCL

1 MHz mode(1)Start Condition 100 kHz modeHold Time 400 kHz mode

1 MHz mode(1)Stop Condition 100 kHz modeSetup Time400 kHz mode

1 MHz mode(1)Stop Condition100 kHz mode Hold Time400 kHz mode

1 MHz mode(1)Output Valid From 100 kHz modeClock400 kHz modeBus Free Time

1 MHz mode(1)100 kHz mode400 kHz mode1 MHz mode(1)——

IS45TBF:SDA

Time the bus must be free before a new transmission can start

—

IS50Note1:

Bus Capacitive Loading

Maximum pin capacitance = 10 pF for all I2C™ pins (for 1 MHz mode only).

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-38:10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS

AC CHARACTERISTICS

Standard Operating Conditions: 2.7V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Min.

Typ

Max.

Units

Conditions

Param

Symbol

No.AD01

AVDD

Device Supply

Module VDD Supply

Greater ofVDD - 0.3or 2.7Vss - 0.3Reference Inputs

AD05AD06AD07AD08

VREFHVREFLVREFIREF

Reference Voltage HighReference Voltage LowCurrent Drain

AVss+2.7AVss—

200.001

AVDDAVDD - 2.7AVDD + 0.3

3003VREFHAVDD + 0.3

±0.001

±0.244

VVVμAμAVVμA

———

A/D operatingA/D off

——

VINL = AVSS = VREFL = 0V,AVDD = VREFH = 5V

Source Impedance = 5kΩVINL = AVSS = VREFL = 0V,AVDD = VREFH = 3V

Source Impedance = 5kΩ

—

Lesser ofVDD + 0.3or 5.5VSS + 0.3

—

AD02AVSSModule VSS Supply V—

Absolute Reference Voltage AVss - 0.3

Analog Input

AD10AD11AD12

VINH-VINLFull-Scale Input Span VIN—

Absolute Input Voltage Leakage Current

VREFLAVSS - 0.3

—

AD13—Leakage Current—±0.001±0.244μA

AD17RIN

Recommended ImpedanceOf Analog Voltage SourceResolution

Integral Nonlinearity(3)Integral Nonlinearity(3)Differential Nonlinearity(3)Differential Nonlinearity(3)Gain Error(3)Gain Error(3)

—DC Accuracy

5KΩ

AD20AD21

NrINL

10 data bits————+1+1±1±1±1±1±5±5

±1±1±1±1±6±6

bits—

LSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 5VLSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 3VLSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 5VLSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 3VLSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 5VLSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 3V

AD21AINLAD22

DNL

AD22ADNLAD23

GERR

AD23AGERRNote1:

2:3:

Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

Measurements were taken with external VREF+ and VREF- used as the ADC voltage references.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-38:10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)

AC CHARACTERISTICS

Standard Operating Conditions: 2.7V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Offset ErrorOffset ErrorMonotonicity(2)Total Harmonic DistortionSignal to Noise andDistortion

Spurious Free Dynamic Range

Input Signal BandwidthEffective Number of Bits

Min.±1±1—————9.29

Typ±2±2—-5767—9.41

Max.±3±3—-675871500—

Units

Conditions

Param

Symbol

No.AD24

EOFF

LSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 5VLSbVINL = AVSS = VREFL = 0V,

AVDD = VREFH = 3V—dBdBdBkHzbits

Guaranteed

—————

AD24AEOFFAD25AD30AD31AD32AD33AD34Note1:

2:3:—THDSINADSFDRFNYQENOB

Dynamic Performance

Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

Measurements were taken with external VREF+ and VREF- used as the ADC voltage references.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-24:

10-BIT HIGH-SPEED A/D CONVERSION TIMING CHARACTERISTICS(CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000)

AD50ADCLK

Instruction

ExecutionSET SAMP

SAMPch0_dischrgch0_sampch1_dischrgch1_samp

eoc

AD61

AD60

TSAMP

DONEADIFADRES(0)ADRES(1)

AD55AD55CLEAR SAMP1234567856781– Software sets ADCON. SAMP to start sampling.

2– Sampling starts after discharge period TSAMP is described in Section 18.7.

3– Software clears ADCON. SAMP to start conversion.4– Sampling ends, conversion sequence starts.5– Convert bit 9.6– Convert bit 8.7– Convert bit 0.

8– One TAD for end of conversion.

元器件交易网www.cecb2b.com

dsPIC30F2010

FIGURE 22-25:

10-BIT HIGH-SPEED A/D CONVERSION TIMING CHARACTERISTICS(CHPS = 01, SIMSAM = 0, ASAM = 1, SSRC = 111, SAMC = 00001)

AD50ADCLK

Instruction ExecutionSET ADON

SAMPch0_dischrgch0_sampch1_dischrgch1_samp

eoc

TSAMPAD55DONEADIFADRES(0)ADRES(1)

AD55TSAMPTCONV123456734568341– Software sets ADCON. ADON to start AD operation.2– Sampling starts after discharge period.

TSAMP is described in the “dsPIC30F

Family Reference Manual” (DS70046), Section 17.3– Convert bit 9.4– Convert bit 8.

5– Convert bit 0.

6– One TAD for end of conversion.7– Begin conversion of next channel8– Sample for time specified by SAMC.

TSAMP is described in Section 18.7.

元器件交易网www.cecb2b.com

dsPIC30F2010

TABLE 22-39:10-BIT HIGH-SPEED A/D CONVERSION TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.7V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤ TA ≤ +85°C for Industrial

-40°C ≤ TA ≤ +125°C for Extended

Characteristic

Min.

Typ

Max.

Units

Conditions

Param

SymbolNo.AD50AD51AD55AD56AD57AD60AD61AD62AD63Note1:

TADtRCtCONVFCNVTSAMPtPCStPSStCSStDPU

Clock Parameters

A/D Clock Period

A/D Internal RC Oscillator PeriodConversion TimeThroughput RateSample Time

—700———

8490012 TAD1.0

—1100————1.5 TAD——

nsns—Msps—nsnsnsμs

See Table18-1(1)——

See Table18-1(1)See Table18-1(1)————

Conversion Rate

1 TAD Timing Parameters

—0.5 TAD——

1.0TAD —0.5TAD20

Conversion Start from SampleTrigger

Sample Start from SettingSample (SAMP) BitConversion Completion toSample Start (ASAM = 1)Time to Stabilize Analog Stage from A/D Off to A/D On

Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

元器件交易网www.cecb2b.com

dsPIC30F2010

23.0

23.1

PACKAGING INFORMATION

Package Marking Information

28-Lead QFN-SExampleXXXXXXXXXXXXXXXXYYWWNNNdsPIC30F2010 -30I/MMe3 060700U28-Lead SPDIP (Skinny DIP)

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXYYWWNNNExample

dsPIC30F2010-30I/SP08017e328-Lead SOIC (.300”)

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

YYWWNNN

Example

dsPIC30F2010-30I/SO08017e3Legend:XX...XYYYWWNNNe3 *Customer-specific informationYear code (last digit of calendar year)Year code (last 2 digits of calendar year)Week code (week of January 1 is week ‘01’)Alphanumeric traceability codePb-free JEDEC designator for Matte Tin (Sn)This package is Pb-free. The Pb-free JEDEC designator ( )e3can be found on the outer packaging for this package.Note:In the event the full Microchip part number cannot be marked on one line, it willbe carried over to the next line, thus limiting the number of availablecharacters for customer-specific information.© 2006 Microchip Technology Inc.DS70118G-page 185

元器件交易网www.cecb2b.com

dsPIC30F2010

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9 mm Body [QFN-S] With 0.40 mm Contact Length

Note:

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

DEXPOSEDPADD2eE2E2121KNNOTE 1LbNTOP VIEWBOTTOM VIEWAA3A1UnitsDimension LimitsNumber of PinsNPitcheOverall HeightAStandoffA1Contact ThicknessA3Overall WidthEExposed Pad WidthE2Overall LengthDExposed Pad LengthD2Contact WidthbContact Length §LContact-to-Exposed Pad §KMILLIMETERSNOM280.65 BSC0.900.020.20 REF6.00 BSC3.706.00 BSC3.700.380.40—MINMAX0.800.001.000.053.653.650.230.300.204.704.700.430.50—Notes:1. Pin 1 visual index feature may vary, but must be located within the hatched area.2. § Significant Characteristic3. Package is saw singulated4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only. Microchip echnology Drawing No. C04–124, Sept. 8, 2006DS70118G-page 186© 2006 Microchip Technology Inc.

元器件交易网www.cecb2b.com

dsPIC30F2010

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)

Note:

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

E1D2n1αEA2AcLA1B1BpβeBUnitsNumber of PinsPitchTop to Seating PlaneMolded Package ThicknessBase to Seating PlaneShoulder to Shoulder WidthMolded Package WidthOverall LengthTip to Seating PlaneLead ThicknessUpper Lead WidthLower Lead WidthOverall Row SpacingMold Draft Angle Top§Dimension LimitsnpAA2A1EE1DLcB1BeBαMININCHES*NOM28.100.140.125.015.300.2751.345.125.008.040.016.3205.310.2851.365.130.012.053.019.35010.325.2951.385.135.015.065.022.43015.150.130.160.135MAXMINMILLIMETERSNOM282.543.563.180.387.626.9934.163.180.201.020.418.1357.877.2434.673.300.291.330.488.108.267.4935.183.430.381.650.5610.92153.813.304.063.43MAXβMold Draft Angle Bottom5101551015* Controlling Parameter§ Significant CharacteristicNotes:Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side. JEDEC Equivalent: MO-095Drawing No. C04-070© 2006 Microchip Technology Inc.DS70118G-page 187

元器件交易网www.cecb2b.com

dsPIC30F2010

28-Lead Plastic Small Outline (SO) –Wide, 300 mil Body (SOIC)

Note:

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

45°

Units

Dimension Limits

npL

A1INCHES*NOM28.050.099.091.008.407.295.704.020.0334.011.0171212

MILLIMETERS

NOM281.27

2.362.502.242.310.100.2010.0110.347.327.4917.6517.870.250.500.410.84040.230.280.360.42012012

MINMAXMINMAX

Number of PinsPitch

Overall HeightA.093.1042.Molded Package ThicknessA2.088.0942.39Standoff§A1.004.0120.30Overall WidthE.394.42010.67Molded Package WidthE1.288.2997.59Overall LengthD.695.71218.08Chamfer Distanceh.010.0290.74Foot LengthL.016.0501.27

φFoot Angle Top088cLead Thickness.009.0130.33

Lead WidthB.014.0200.51

αMold Draft Angle Top01515βMold Draft Angle Bottom01515

* Controlling Parameter§ Significant CharacteristicNotes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side. JEDEC Equivalent: MS-013Drawing No. C04-052

元器件交易网www.cecb2b.com

dsPIC30F2010

APPENDIX A:

REVISION HISTORY

Revision F (May 2006)

Previous versions of this data sheet containedAdvance or Preliminary Information. They were distributed with incomplete characterization data.This revision reflects these updates:

•Supported I2C Slave addresses (see Table16-1)

•10-bit A/D High-speed Conversion timing require-ments (see Section18.0 “10-bit High-Speed Analog-to-Digital Converter (ADC) Module”•Operating Current (IDD) specifications (see Table22-5)

•Idle Current (IIDLE) specifications(see Table22-6)

•Power-down Current (IPD) specifications(see Table22-7)

•I/O pin Input specifications (see Table22-8)•BOR voltage limits (see Table22-10)

•PLL Clock Timing specifications(see Table22-14)

•PLL Jitter specifications(see Table22-15 )

•Internal RC Accuracy specifications(see Table22-17)

•Watchdog Timer time-out limits (see Table22-20)

•Additional minor corrections throughout document.Revision G (December 2006)

This revision includes updates to the packaging diagrams.

元器件交易网www.cecb2b.com

dsPIC30F2010

NOTES:

元器件交易网www.cecb2b.com

dsPIC30F2010

INDEX

A/D....................................................................................111

1 Msps Configuration Guideline................................115600 ksps Configuration Guideline.............................116750 ksps Configuration Guideline.............................116Conversion Rate Parameters....................................114Conversion Speeds...................................................114Selecting the Conversion Clock................................113Voltage Reference Schematic..................................115AC Characteristics............................................................157

Load Conditions........................................................157AC Temperature and Voltage Specifications....................157Address Generator Units....................................................31Alternate 16-bit Timer/Counter............................................77Alternate Vector Table........................................................41Assembler

MPASM Assembler...................................................146Automatic Clock Stretch......................................................98

During 10-bit Addressing (STREN = 1).......................98During 7-bit Addressing (STREN = 1).........................98Receive Mode.............................................................98Transmit Mode............................................................98

C Compilers

MPLAB C18..............................................................146MPLAB C30..............................................................146Center-Aligned PWM..........................................................85CLKO and I/O Timing

Characteristics..........................................................161Requirements...........................................................161Code Examples

Data EEPROM Block Erase.......................................50Data EEPROM Block Write........................................52Data EEPROM Read..................................................49Data EEPROM Word Erase.......................................50Data EEPROM Word Write........................................51Erasing a Row of Program Memory...........................45Initiating a Programming Sequence...........................46Loading Write Latches................................................46Code Protection................................................................123Complementary PWM Operation........................................86Configuring Analog Port Pins..............................................54Control Registers................................................................44

NVMADR....................................................................44NVMADRU.................................................................44NVMCON....................................................................44NVMKEY....................................................................44Core Architecture

Overview.......................................................................9Core Register Map..............................................................27Customer Change Notification Service.............................199Customer Notification Service..........................................199Customer Support.............................................................199

Band Gap Start-up Time

Requirements............................................................1Timing Characteristics..............................................1Barrel Shifter.......................................................................17Bit-Reversed Addressing....................................................35

Example......................................................................35Implementation...........................................................35Modifier Values (Table)...............................................36Sequence Table (16-Entry).........................................36Block Diagram

PWM...........................................................................82Block Diagrams

10-bit High Speed ADC Functional...........................11116-bit Timer1 Module..................................................58DSP Engine................................................................14dsPIC30F2010..............................................................6External Power-on Reset Circuit...............................131I2C...............................................................................96Input Capture Mode....................................................67Oscillator System......................................................125Output Compare Mode...............................................71Quadrature Encoder Interface....................................75Reset System............................................................129Shared Port Structure.................................................53SPI..............................................................................92SPI Master/Slave Connection.....................................92UART Receiver.........................................................104UART Transmitter.....................................................103BOR Characteristics.........................................................156BOR. See Brown-out ResetBrown-out Reset

Characteristics..........................................................155Timing Requirements................................................163Brown-out Reset (BOR)....................................................123

Data Access from Program Memory Using

Program Space Visibility.............................................22Data Accumulators and Adder................................15, 16, 17Data Address Space...........................................................23

Access RAM...............................................................27Alignment....................................................................26Alignment (Figure)......................................................26MCU and DSP (MAC Class) Instructions...................25Memory Map.........................................................23, 24Spaces........................................................................26Width..........................................................................26Data EEPROM Memory......................................................49

Erasing.......................................................................50Erasing, Block.............................................................50Erasing, Word.............................................................50Protection Against Spurious Write..............................52Reading......................................................................49Write Verify.................................................................52Writing........................................................................51Writing, Block..............................................................52Writing, Word..............................................................51DC Characteristics............................................................149

BOR..........................................................................156Brown-out Reset.......................................................155I/O Pin Input Specifications......................................153I/O Pin Output Specifications....................................155Idle Current (IIDLE)....................................................152Operating Current (IDD)............................................151Power-Down Current (IPD)........................................153Program and EEPROM............................................156Temperature and Voltage Specifications..................149

元器件交易网www.cecb2b.com

dsPIC30F2010

Dead-Time Generators.......................................................86

Ranges........................................................................86Development Support.......................................................145Device Configuration

Register Map.............................................................135Device Configuration Registers.........................................134

FBORPOR................................................................134FGS...........................................................................134FOSC........................................................................134FWDT........................................................................134Device Overview...................................................................5Divide Support.....................................................................12DSP Engine.........................................................................13

Multiplier......................................................................15Dual Output Compare Match Mode....................................72

Continuous Pulse Mode..............................................72Single Pulse Mode......................................................72

I2C Master Mode

Baud Rate Generator...............................................100Clock Arbitration.......................................................100Multi-Master Communication, Bus Collision and

Bus Arbitration..................................................100Reception.................................................................100Transmission............................................................1002

IC Module

Addresses...................................................................97Bus Data Timing Characteristics

Master Mode.....................................................178Slave Mode.......................................................180Bus Data Timing Requirements

Master Mode.....................................................179Slave Mode.......................................................181Bus Start/Stop Bits Timing Characteristics

Master Mode.....................................................178Slave Mode.......................................................180General Call Address Support....................................99Interrupts....................................................................99IPMI Support...............................................................99Master Operation........................................................99Master Support...........................................................99Operating Function Description..................................95Operation During CPU Sleep and Idle Modes..........101Pin Configuration........................................................95Programmer’s Model..................................................95Register Map............................................................102Registers....................................................................95Slope Control..............................................................99Software Controlled Clock Stretching (STREN = 1)...99Various Modes............................................................95Idle Current (IIDLE)............................................................152In-Circuit Serial Programming (ICSP)...............................123Independent PWM Output..................................................87Initialization Condition for RCON Register Case 1...........132Initialization Condition for RCON Register Case 2...........132Initialization Condition for RCON Register, Case 1..........132Input Capture (CAPx) Timing Characteristics...................168Input Capture Interrupts......................................................69

Register Map..............................................................70Input Capture Module.........................................................67

In CPU Sleep Mode....................................................69Simple Capture Event Mode.......................................68Input Capture Timing Requirements.................................168Input Change Notification Module.......................................54

QEA/QEB.................................................................171Instruction Addressing Modes............................................31

File Register Instructions............................................31Fundamental Modes Supported.................................31MAC Instructions........................................................32MCU Instructions........................................................32Move and Accumulator Instructions............................32Other Instructions.......................................................32Instruction Set...................................................................137Inter-Integrated Circuit. See I2C

Internal Clock Timing Examples.......................................160Internet Address...............................................................199

Edge-Aligned PWM.............................................................85Electrical Characteristics...................................................149

AC.............................................................................157DC.............................................................................149Equations

A/D Conversion Clock...............................................113Baud Rate.................................................................107PWM Period................................................................84PWM Period (Up/Down Count Mode).........................84PWM Resolution.........................................................84Serial Clock Rate......................................................100Errata....................................................................................4Exception Sequence

Trap Sources..............................................................39External Clock Timing Characteristics

Type A and B Timer..................................................165External Clock Timing Requirements................................158

Type A Timer............................................................165Type B Timer............................................................166Type C Timer............................................................166External Interrupt Requests................................................41

Fast Context Saving............................................................41Firmware Instructions........................................................137Flash Program Memory.......................................................43

In-Circuit Serial Programming (ICSP).........................43Run-Time Self-Programming (RTSP).........................43Table Instruction Operation Summary........................43

I/O Pin Specifications

Input..........................................................................153Output.......................................................................155I/O Ports..............................................................................53

Parallel I/O (PIO).........................................................53I2C.......................................................................................95I2C 10-bit Slave Mode Operation........................................97

Reception....................................................................98Transmission...............................................................98I2C 7-bit Slave Mode Operation..........................................97

Reception....................................................................97Transmission...............................................................97

元器件交易网www.cecb2b.com

dsPIC30F2010

Interrupt Controller

Register Map...............................................................42Interrupt Priority..................................................................38

Traps...........................................................................39Interrupt Sequence.............................................................41

Interrupt Stack Frame.................................................41Interrupts.............................................................................37

Packaging Information......................................................187

Marking.....................................................................187PICSTART Plus Development Programmer.....................148Pinout Descriptions...............................................................7PLL Clock Timing Specifications......................................159POR. See Power-on Reset

Port Register Map...............................................................55Port Write/Read Example...................................................54PORTB

Register Map..............................................................55Position Measurement Mode..............................................77Power-Down Current (IPD)................................................153Power-on Reset (POR).....................................................123

Oscillator Start-up Timer (OST)................................123Power-up Timer (PWRT)..........................................123Power-Saving Modes........................................................133

Idle............................................................................134Sleep........................................................................133Power-Saving Modes (Sleep and Idle).............................123Power-up Timer

Timing Characteristics..............................................162Timing Requirements...............................................163Product Identification System...........................................201Program Address Space.....................................................19

Construction...............................................................20Data Access from Program Memory Using

Table Instructions...............................................21Data Access From, Address Generation....................20Memory Map...............................................................19Table Instructions

TBLRDH.............................................................21TBLRDL..............................................................21TBLWTH.............................................................21TBLWTL.............................................................21

Program and EEPROM Characteristics............................156Program Counter................................................................10Program Data Table Access...............................................22Program Space Visibility

Window into Program Space Operation.....................23Programmable..................................................................123Programmable Digital Noise Filters....................................77Programmer’s Model..........................................................10

Diagram......................................................................11Programming Operations....................................................45

Algorithm for Program Flash.......................................45Erasing a Row of Program Memory...........................45Initiating the Programming Sequence........................46Loading Write Latches................................................46Programming, Device Instructions....................................137Protection Against Accidental Writes to OSCCON...........128

Load Conditions................................................................157

Memory Organization..........................................................19Microchip Internet Web Site..............................................199Modulo Addressing.............................................................33

Applicability.................................................................35Operation Example.....................................................34Start and End Address................................................33W Address Register Selection....................................33Motor Control PWM Module................................................81

Fault Timing Characteristics.....................................170Timing Characteristics..............................................170Timing Requirements................................................170MPLAB ASM30 Assembler, Linker, Librarian...................146MPLAB ICD 2 In-Circuit Debugger...................................147MPLAB ICE 2000 High-Performance Universal

In-Circuit Emulator....................................................147MPLAB ICE 4000 High-Performance Universal

In-Circuit Emulator....................................................147MPLAB Integrated Development Environment Software..145MPLAB PM3 Device Programmer....................................147MPLINK Object Linker/MPLIB Object Librarian................146

OC/PWM Module Timing Characteristics..........................169Operating Current (IDD).....................................................151Operating MIPS vs Voltage

dsPIC30F2010..........................................................149Oscillator

Configurations

Fast RC (FRC)..................................................127Low Power RC (LPRC).....................................127Phase Locked Loop (PLL)................................127

Oscillator Configurations...................................................126

Fail-Safe Clock Monitor.............................................128Initial Clock Source Selection...................................126LP Oscillator Control.................................................127Start-up Timer (OST)................................................126Oscillator Operating Modes Table....................................124Oscillator Selection...........................................................123Oscillator Start-up Timer

Timing Characteristics..............................................162Timing Requirements................................................163Output Compare Interrupts.................................................73Output Compare Mode

Register Map...............................................................74Output Compare Module.....................................................71

Timing Characteristics..............................................168Timing Requirements................................................168Output Compare Operation During CPU Idle Mode............73Output Compare Sleep Mode Operation............................73

元器件交易网www.cecb2b.com

dsPIC30F2010

PWM

Register Map...............................................................90PWM Duty Cycle Comparison Units...................................85

Duty Cycle Register Buffers........................................86PWM FLTA Pins..................................................................88

Enable Bits..................................................................88Fault States.................................................................88Modes.........................................................................88

Cycle-by-Cycle....................................................88Latched...............................................................88

PWM Operation During CPU Idle Mode..............................PWM Operation During CPU Sleep Mode..........................PWM Output and Polarity Control.......................................88

Output Pin Control......................................................88PWM Output Override.........................................................87

Complementary Output Mode.....................................87Synchronization..........................................................87PWM Period........................................................................84PWM Special Event Trigger................................................

Postscaler...................................................................PWM Time Base.................................................................83

Continuous Up/Down Counting Modes.......................83Double Update Mode..................................................84Free Running Mode....................................................83Postscaler...................................................................84Prescaler.....................................................................84Single-Shot Mode.......................................................83PWM Update Lockout.........................................................88

Sales and Support............................................................201Serial Peripheral Interface. See SPISimple Capture Event Mode

Capture Buffer Operation............................................68Capture Prescaler.......................................................68Hall Sensor Mode.......................................................68Input Capture in CPU Idle Mode.................................69Timer2 and Timer3 Selection Mode............................68Simple OC/PWM Mode Timing Requirements.................169Simple Output Compare Match Mode................................72Simple PWM Mode.............................................................72

Input Pin Fault Protection...........................................72Period.........................................................................73Single Pulse PWM Operation.............................................87Software Simulator (MPLAB SIM)....................................146Software Stack Pointer, Frame Pointer..............................10

CALL Stack Frame.....................................................27SPI......................................................................................91SPI Mode

Slave Select Synchronization.....................................93SPI1 Register Map......................................................94SPI Module.........................................................................91

Framed SPI Support...................................................91Operating Function Description..................................91SDOx Disable.............................................................91Timing Characteristics

Master Mode (CKE = 0)....................................173Master Mode (CKE = 1)....................................174Slave Mode (CKE = 1)..............................175, 176Timing Requirements

Master Mode (CKE = 0)....................................173Master Mode (CKE = 1)....................................174Slave Mode (CKE = 0)......................................175Slave Mode (CKE = 1)......................................177Word and Byte Communication..................................91SPI Operation During CPU Idle Mode................................93SPI Operation During CPU Sleep Mode.............................93STATUS Register...............................................................10Subtracter...........................................................................15

Data Space Write Saturation......................................17Overflow and Saturation.............................................15Round Logic...............................................................16Write Back..................................................................16Symbols used in Opcode Descriptions.............................138System Integration............................................................123

Overview...................................................................123Register Map............................................................135

QEA/QEB Input Characteristics........................................171QEI Module

External Clock Timing Requirements........................167Index Pulse Timing Characteristics...........................172Index Pulse Timing Requirements............................172Operation During CPU Idle Mode...............................78Operation During CPU Sleep Mode............................77Register Map...............................................................79Timer Operation During CPU Idle Mode.....................78Timer Operation During CPU Sleep Mode..................77Quadrature Decoder Timing Requirements......................171Quadrature Encoder Interface (QEI) Module......................75Quadrature Encoder Interface Interrupts............................78Quadrature Encoder Interface Logic...................................76

Reader Response.............................................................200Reset.........................................................................123, 129Reset Sequence..................................................................39

Reset Sources............................................................39Reset Timing Characteristics............................................162Reset Timing Requirements..............................................163Resets

BOR, Programmable.................................................131POR..........................................................................129

Operating without FSCM and PWRT................131POR with Long Crystal Start-up Time.......................131RTSP Operation..................................................................44

Temperature and Voltage Specifications

AC.............................................................................157DC............................................................................149Timer1 Module....................................................................57

16-bit Asynchronous Counter Mode...........................5716-bit Synchronous Counter Mode.............................5716-bit Timer Mode.......................................................57Gate Operation...........................................................58Interrupt......................................................................59Operation During Sleep Mode....................................58Prescaler....................................................................58Real-Time Clock.........................................................59

RTC Interrupts....................................................59RTC Oscillator Operation...................................59Register Map..............................................................60

元器件交易网www.cecb2b.com

dsPIC30F2010

Timer2 and Timer3 Selection Mode....................................72Timer2/3 Module.................................................................61

32-bit Synchronous Counter Mode.............................6132-bit Timer Mode.......................................................61ADC Event Trigger......................................................Gate Operation...........................................................Interrupt.......................................................................Operation During Sleep Mode....................................Register Map...............................................................65Timer Prescaler...........................................................TimerQ (QEI Module) External Clock Timing

Characteristics..........................................................167Timing Characteristics

A/D Conversion

10-Bit High-speed (CHPS = 01, SIMSAM = 0,

ASAM = 0, SSRC = 000)..........................18410-bit High-speed (CHPS = 01, SIMSAM = 0,

ASAM = 1, SSRC = 111, SAMC = 00001)185

Band Gap Start-up Time...........................................1CLKO and I/O...........................................................161External Clock...........................................................157I2C Bus Data

Master Mode.....................................................178Slave Mode.......................................................180I2C Bus Start/Stop Bits

Master Mode.....................................................178Slave Mode.......................................................180Input Capture (CAPx)................................................168Motor Control PWM Module......................................170Motor Control PWM Module Falult............................170OC/PWM Module......................................................169Oscillator Start-up Timer...........................................162Output Compare Module...........................................168Power-up Timer........................................................162QEI Module Index Pulse...........................................172Reset.........................................................................162SPI Module

Master Mode (CKE = 0)....................................173Master Mode (CKE = 1)....................................174Slave Mode (CKE = 0)......................................175Slave Mode (CKE = 1)......................................176TimerQ (QEI Module) External Clock.......................167Type A and B Timer External Clock..........................165Watchdog Timer........................................................162Timing Diagrams

Center-Aligned PWM..................................................85Dead-Time..................................................................87Edge-Aligned PWM.....................................................85PWM Output...............................................................73Time-out Sequence on Power-up (MCLR

Not Tied to VDD), Case 1..................................130Time-out Sequence on Power-up (MCLR

Not Tied to VDD), Case 2..................................130Time-out Sequence on Power-up (MCLR

Tied to VDD)......................................................130

Timing Diagrams and Specifications

DC Characteristics - Internal RC Accuracy...............160Timing Diagrams.See Timing Characteristics

Timing Requirements

A/D Conversion

High-speed.......................................................186Band Gap Start-up Time...........................................1Brown-out Reset.......................................................163CLKO and I/O...........................................................161External Clock..........................................................158I2C Bus Data (Master Mode)....................................179I2C Bus Data (Slave Mode)......................................181Input Capture............................................................168Motor Control PWM Module.....................................170Oscillator Start-up Timer...........................................163Output Compare Module..........................................168Power-up Timer........................................................163QEI Module

External Clock..................................................167Index Pulse.......................................................172Quadrature Decoder.................................................171Reset........................................................................163Simple OC/PWM Mode............................................169SPI Module

Master Mode (CKE = 0)....................................173Master Mode (CKE = 1)....................................174Slave Mode (CKE = 0)......................................175Slave Mode (CKE = 1)......................................177Type A Timer External Clock....................................165Type B Timer External Clock....................................166Type C Timer External Clock....................................166Watchdog Timer.......................................................163Timing Specifications

PLL Clock.................................................................159

UART

Address Detect Mode...............................................107Auto Baud Support...................................................107Baud Rate Generator...............................................107Enabling and Setting Up UART................................105

Alternate I/O.....................................................105Disabling...........................................................105Enabling...........................................................105Setting Up Data, Parity and Stop Bit

Selections.................................................105

Loopback Mode........................................................107Module Overview......................................................103Operation During CPU Sleep and Idle Modes..........108Receiving Data.........................................................106

In 8-bit or 9-bit Data Mode................................106Interrupt............................................................106Receive Buffer (UxRXB)...................................106Reception Error Handling.........................................106

Framing Error (FERR)......................................107Idle Status........................................................107Parity Error (PERR)..........................................107Receive Break..................................................107Receive Buffer Overrun Error (OERR Bit)........106Transmitting Data.....................................................105

In 8-bit Data Mode............................................105In 9-bit Data Mode............................................105Interrupt............................................................106Transmit Buffer (UxTXB)..................................105UART1 Register Map...............................................109Unit ID Locations..............................................................123Universal Asynchronous Receiver Transmitter. See UART.

元器件交易网www.cecb2b.com

dsPIC30F2010

Wake-up from Sleep.........................................................123Wake-up from Sleep and Idle..............................................41Watchdog Timer

Timing Characteristics..............................................162Timing Requirements................................................163Watchdog Timer (WDT)............................................123, 133

Enabling and Disabling.............................................133Operation..................................................................133WWW Address..................................................................199WWW, On-Line Support........................................................4

元器件交易网www.cecb2b.com

dsPIC30F2010

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site atwww.microchip.com. This web site is used as a meansto make files and information easily available tocustomers. Accessible by using your favorite Internetbrowser, the web site contains the followinginformation:

•Product Support – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software

•General Technical Support – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing

•Business of Microchip – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of

Microchip sales offices, distributors and factory representatives

CUSTOMER SUPPORT

Users of Microchip products can receive assistancethrough several channels:•••••

Distributor or RepresentativeLocal Sales Office

Field Application Engineer (FAE)Technical Support

Development Systems Information Line

Customers should contact their distributor,representative or field application engineer (FAE) forsupport. Local sales offices are also available to helpcustomers. A listing of sales offices and locations isincluded in the back of this document.

Technical support is available through the web siteat: http://support.microchip.com

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip’s customer notification service helps keepcustomers current on Microchip products. Subscriberswill receive e-mail notification whenever there arechanges, updates, revisions or errata related to aspecified product family or development tool of interest.To register, access the Microchip web site atwww.microchip.com, click on Customer ChangeNotification and follow the registration instructions.

元器件交易网www.cecb2b.com

dsPIC30F2010

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod-uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentationcan better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.Please list the following information, and use this outline to provide us with your comments about this document.

To:RE:

Technical Publications ManagerReader Response

Total Pages Sent ________

From:Name

CompanyAddress

City / State / ZIP / Country

Telephone: (_______) _________ - _________

Application (optional):

Would you like a reply? Y N

dsPIC30F2010DS70118GDevice: Literature Number: Questions:

1.What are the best features of this document?

FAX: (______) _________ - _________

2.How does this document meet your hardware and software development needs?

3.Do you find the organization of this document easy to follow? If not, why?

4.What additions to the document do you think would enhance the structure and subject?

5.What deletions from the document could be made without affecting the overall usefulness?

6.Is there any incorrect or misleading information (what and where)?

7.How would you improve this document?

元器件交易网www.cecb2b.com

dsPIC30F2010

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

dsPIC30F2010AT-30E/SO-ESTrademarkArchitecture

Package

SP=SPDIPSO=SOIC

S=Die (Waffle Pack)W=Die (Wafers)Custom ID (3 digits) orEngineering Sample (ES)

Flash

Memory Size in Bytes

0 = ROMless1 = 1K to 6K2 = 7K to 12K3 = 13K to 24K4 = 25K to 48K5 = 49K to 96K6 = 97K to 192K7 = 193K to 384K

8 = 385K to 768K

9 = 769K and Up

Temperature

I = Industrial -40°C to +85°C

E = Extended High Temp -40°C to +125°C

Speed

20 = 20 MIPS30 = 30 MIPST = Tape and ReelA,B,C… = Revision Level

Device ID

Example:

dsPIC30F2010AT-30E/SO = 30 MIPS, Extended temp., SOIC package, Rev. A

元器件交易网www.cecb2b.com

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.Chandler, AZ 85224-6199Tel: 480-792-7200 Fax: 480-792-7277Technical Support:

http://support.microchip.comWeb Address:

www.microchip.comAtlanta

Alpharetta, GA Tel: 770-0-0034 Fax: 770-0-0307Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088ChicagoItasca, IL

Tel: 630-285-0071 Fax: 630-285-0075Dallas

Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924Detroit

Farmington Hills, MI Tel: 248-538-2250Fax: 248-538-2260KokomoKokomo, IN

Tel: 765-8-8360Fax: 765-8-8387Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608Santa Clara

Santa Clara, CA Tel: 408-961-44Fax: 408-961-45Toronto

Mississauga, Ontario, Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th FloorTower 6, The GatewayHabour City, KowloonHong Kong

Tel: 852-2401-1200Fax: 852-2401-3431Australia - SydneyTel: 61-2-9868-6733Fax: 61-2-9868-6755China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104China - ChengduTel: 86-28-8665-5511Fax: 86-28-8665-78China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521China - Hong Kong SARTel: 852-2401-1200 Fax: 852-2401-3431China - Qingdao

Tel: 86-532-8502-7355Fax: 86-532-8502-7205China - ShanghaiTel: 86-21-5407-5533 Fax: 86-21-5407-5066China - ShenyangTel: 86-24-2334-2829Fax: 86-24-2334-2393China - ShenzhenTel: 86-755-8203-2660 Fax: 86-755-8203-1760China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571China - Wuhan

Tel: 86-27-5980-5300Fax: 86-27-5980-5118China - Xian

Tel: 86-29-8833-7250Fax: 86-29-8833-7256

ASIA/PACIFIC

India - BangaloreTel: 91-80-4182-8400 Fax: 91-80-4182-8422India - New DelhiTel: 91-11-4160-8631Fax: 91-11-4160-8632India - Pune

Tel: 91-20-2566-1512Fax: 91-20-2566-1513Japan - YokohamaTel: 81-45-471- 6166 Fax: 81-45-471-6122Korea - Gumi

Tel: 82-54-473-4301Fax: 82-54-473-4302Korea - SeoulTel: 82-2-554-7200Fax: 82-2-558-5932 or 82-2-558-5934Malaysia - PenangTel: 60-4-6-8870Fax: 60-4-6-5086Philippines - ManilaTel: 63-2-634-9065Fax: 63-2-634-9069Singapore

Tel: 65-6334-8870Fax: 65-6334-8850Taiwan - Hsin ChuTel: 886-3-572-9526Fax: 886-3-572-59Taiwan - KaohsiungTel: 886-7-536-4818Fax: 886-7-536-4803Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102Thailand - BangkokTel: 66-2-694-1351Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39Fax: 43-7242-2244-393Denmark - CopenhagenTel: 45-4450-2828 Fax: 45-4485-2829France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79Germany - MunichTel: 49--627-144-0 Fax: 49--627-144-44Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781Netherlands - DrunenTel: 31-416-690399 Fax: 31-416-690340Spain - Madrid

Tel: 34-91-708-08-90Fax: 34-91-708-08-91UK - WokinghamTel: 44-118-921-5869Fax: 44-118-921-5820

10/19/06

元器件交易网www.cecb2b.com

因篇幅问题不能全部显示，请点此查看更多更全内容

查看全文

全部频道

DSPIC30F6010A资料